Home
last modified time | relevance | path

Searched defs:VirtReg (Results 1 – 25 of 33) sorted by relevance

12

/llvm-project/llvm/lib/CodeGen/
H A DLiveRegMatrix.cpp104 assign(const LiveInterval & VirtReg,MCRegister PhysReg) assign() argument
121 unassign(const LiveInterval & VirtReg) unassign() argument
146 checkRegMaskInterference(const LiveInterval & VirtReg,MCRegister PhysReg) checkRegMaskInterference() argument
164 checkRegUnitInterference(const LiveInterval & VirtReg,MCRegister PhysReg) checkRegUnitInterference() argument
186 checkInterference(const LiveInterval & VirtReg,MCRegister PhysReg) checkInterference() argument
[all...]
H A DRegAllocFast.cpp202 Register VirtReg; ///< Virtual register number. member
351 LiveRegMap::iterator findLiveVirtReg(Register VirtReg) { in findLiveVirtReg() argument
464 getStackSpaceFor(Register VirtReg) getStackSpaceFor() argument
492 mayLiveOut(Register VirtReg) mayLiveOut() argument
545 mayLiveIn(Register VirtReg) mayLiveIn() argument
565 spill(MachineBasicBlock::iterator Before,Register VirtReg,MCPhysReg AssignedReg,bool Kill,bool LiveOut) spill() argument
626 reload(MachineBasicBlock::iterator Before,Register VirtReg,MCPhysReg PhysReg) reload() argument
730 switch (unsigned VirtReg = RegUnitStates[Unit]) { displacePhysReg() local
759 switch (unsigned VirtReg = RegUnitStates[FirstUnit]) { freePhysReg() local
784 switch (unsigned VirtReg = RegUnitStates[Unit]) { calcSpillCost() local
802 assignDanglingDebugValues(MachineInstr & Definition,Register VirtReg,MCPhysReg Reg) assignDanglingDebugValues() argument
841 Register VirtReg = LR.VirtReg; assignVirtToPhysReg() local
893 const Register VirtReg = LR.VirtReg; allocVirtReg() local
982 Register VirtReg = MO.getReg(); allocVirtRegUndef() local
1012 defineLiveThroughVirtReg(MachineInstr & MI,unsigned OpNum,Register VirtReg) defineLiveThroughVirtReg() argument
1048 defineVirtReg(MachineInstr & MI,unsigned OpNum,Register VirtReg,bool LookAtPhysRegUses) defineVirtReg() argument
1126 useVirtReg(MachineInstr & MI,MachineOperand & MO,Register VirtReg) useVirtReg() argument
1224 switch (unsigned VirtReg = RegUnitStates[Unit]) { dumpState() local
1252 Register VirtReg = LR.VirtReg; dumpState() local
[all...]
H A DRegAllocGreedy.cpp251 LiveInterval &LI = LIS->getInterval(VirtReg); in LRE_WillShrinkVirtReg() argument
399 /// tryAssign - Try to assign VirtReg to an available register. in tryAssign() argument
236 LRE_CanEraseVirtReg(Register VirtReg) LRE_CanEraseVirtReg() argument
457 canReassign(const LiveInterval & VirtReg,MCRegister FromReg) const canReassign() argument
483 evictInterference(const LiveInterval & VirtReg,MCRegister PhysReg,SmallVectorImpl<Register> & NewVRegs) evictInterference() argument
533 getOrderLimit(const LiveInterval & VirtReg,const AllocationOrder & Order,unsigned CostPerUseLimit) const getOrderLimit() argument
579 tryEvict(const LiveInterval & VirtReg,AllocationOrder & Order,SmallVectorImpl<Register> & NewVRegs,uint8_t CostPerUseLimit,const SmallVirtRegSet & FixedRegisters) tryEvict() argument
1062 tryRegionSplit(const LiveInterval & VirtReg,AllocationOrder & Order,SmallVectorImpl<Register> & NewVRegs) tryRegionSplit() argument
1173 calculateRegionSplitCost(const LiveInterval & VirtReg,AllocationOrder & Order,BlockFrequency & BestCost,unsigned & NumCands,bool IgnoreCSR) calculateRegionSplitCost() argument
1191 doRegionSplit(const LiveInterval & VirtReg,unsigned BestCand,bool HasCompact,SmallVectorImpl<Register> & NewVRegs) doRegionSplit() argument
1234 trySplitAroundHintReg(MCPhysReg Hint,const LiveInterval & VirtReg,SmallVectorImpl<Register> & NewVRegs,AllocationOrder & Order) trySplitAroundHintReg() argument
1295 tryBlockSplit(const LiveInterval & VirtReg,AllocationOrder & Order,SmallVectorImpl<Register> & NewVRegs) tryBlockSplit() argument
1384 readsLaneSubset(const MachineRegisterInfo & MRI,const MachineInstr * MI,const LiveInterval & VirtReg,const TargetRegisterInfo * TRI,SlotIndex Use,const TargetInstrInfo * TII) readsLaneSubset() argument
1416 tryInstructionSplit(const LiveInterval & VirtReg,AllocationOrder & Order,SmallVectorImpl<Register> & NewVRegs) tryInstructionSplit() argument
1569 tryLocalSplit(const LiveInterval & VirtReg,AllocationOrder & Order,SmallVectorImpl<Register> & NewVRegs) tryLocalSplit() argument
1800 trySplit(const LiveInterval & VirtReg,AllocationOrder & Order,SmallVectorImpl<Register> & NewVRegs,const SmallVirtRegSet & FixedRegisters) trySplit() argument
1870 mayRecolorAllInterferences(MCRegister PhysReg,const LiveInterval & VirtReg,SmallLISet & RecoloringCandidates,const SmallVirtRegSet & FixedRegisters) mayRecolorAllInterferences() argument
1956 tryLastChanceRecoloring(const LiveInterval & VirtReg,AllocationOrder & Order,SmallVectorImpl<Register> & NewVRegs,SmallVirtRegSet & FixedRegisters,RecoloringStack & RecolorStack,unsigned Depth) tryLastChanceRecoloring() argument
2144 selectOrSplit(const LiveInterval & VirtReg,SmallVectorImpl<Register> & NewVRegs) selectOrSplit() argument
2177 tryAssignCSRFirstTime(const LiveInterval & VirtReg,AllocationOrder & Order,MCRegister PhysReg,uint8_t & CostPerUseLimit,SmallVectorImpl<Register> & NewVRegs) tryAssignCSRFirstTime() argument
2285 tryHintRecoloring(const LiveInterval & VirtReg) tryHintRecoloring() argument
2410 selectOrSplitImpl(const LiveInterval & VirtReg,SmallVectorImpl<Register> & NewVRegs,SmallVirtRegSet & FixedRegisters,RecoloringStack & RecolorStack,unsigned Depth) selectOrSplitImpl() argument
[all...]
H A DRegAllocBasic.cpp161 LRE_WillShrinkVirtReg(Register VirtReg) LRE_WillShrinkVirtReg() argument
208 spillInterferences(const LiveInterval & VirtReg,MCRegister PhysReg,SmallVectorImpl<Register> & SplitVRegs) spillInterferences() argument
257 selectOrSplit(const LiveInterval & VirtReg,SmallVectorImpl<Register> & SplitVRegs) selectOrSplit() argument
[all...]
H A DLiveIntervalUnion.cpp28 void LiveIntervalUnion::unify(const LiveInterval &VirtReg, in unify()
56 void LiveIntervalUnion::extract(const LiveInterval &VirtReg, in extract()
H A DRegAllocEvictionAdvisor.cpp169 const LiveInterval &VirtReg, MCRegister PhysReg, in canEvictHintInterference() argument
187 const LiveInterval &VirtReg, MCRegister PhysReg, bool IsHint, in canEvictInterferenceBasedOnCost() argument
277 tryFindEvictionCandidate(const LiveInterval & VirtReg,const AllocationOrder & Order,uint8_t CostPerUseLimit,const SmallVirtRegSet & FixedRegisters) const tryFindEvictionCandidate() argument
[all...]
H A DAllocationOrder.cpp29 AllocationOrder AllocationOrder::create(unsigned VirtReg, const VirtRegMap &VRM, in create() argument
H A DRegisterCoalescer.h64 CoalescerPair(Register VirtReg, MCRegister PhysReg, in CoalescerPair() argument
H A DRegAllocBase.cpp89 while (const LiveInterval *VirtReg = dequeue()) { allocatePhysRegs() local
[all...]
H A DVirtRegMap.cpp342 Register VirtReg = Register::index2VirtReg(Idx); addMBBLiveIns() local
552 Register VirtReg = MO.getReg(); rewrite() local
[all...]
H A DPHIElimination.cpp165 Register VirtReg = Register::index2VirtReg(Index); runOnMachineFunction() local
264 isImplicitlyDefined(unsigned VirtReg,const MachineRegisterInfo & MRI) isImplicitlyDefined() argument
H A DMLRegAllocEvictAdvisor.cpp336 canEvictHintInterference(const LiveInterval & VirtReg,MCRegister PhysReg,const SmallVirtRegSet & FixedRegisters) const canEvictHintInterference() argument
598 loadInterferenceFeatures(const LiveInterval & VirtReg,MCRegister PhysReg,bool IsHint,const SmallVirtRegSet & FixedRegisters,llvm::SmallVectorImpl<float> & Largest,size_t Pos,llvm::SmallVectorImpl<LRStartEndInfo> & LRPosInfo) const loadInterferenceFeatures() argument
665 tryFindEvictionCandidate(const LiveInterval & VirtReg,const AllocationOrder & Order,uint8_t CostPerUseLimit,const SmallVirtRegSet & FixedRegisters) const tryFindEvictionCandidate() argument
1086 tryFindEvictionCandidatePosition(const LiveInterval & VirtReg,const AllocationOrder & Order,unsigned OrderLimit,uint8_t CostPerUseLimit,const SmallVirtRegSet & FixedRegisters) const tryFindEvictionCandidatePosition() argument
[all...]
H A DRegAllocGreedy.h86 getStage(const LiveInterval & VirtReg) getStage() argument
95 setStage(const LiveInterval & VirtReg,LiveRangeStage Stage) setStage() argument
[all...]
H A DLiveDebugVariables.cpp788 mapVirtReg(Register VirtReg,UserValue * EC) mapVirtReg() argument
794 lookupVirtReg(Register VirtReg) lookupVirtReg() argument
1531 Register VirtReg = Loc.getReg(); rewriteLocations() local
[all...]
H A DMachineBasicBlock.cpp659 Register VirtReg = I->getOperand(0).getReg(); addLiveIn() local
666 Register VirtReg = MRI.createVirtualRegister(RC); addLiveIn() local
H A DTargetRegisterInfo.cpp420 getRegAllocationHints(Register VirtReg,ArrayRef<MCPhysReg> Order,SmallVectorImpl<MCPhysReg> & Hints,const MachineFunction & MF,const VirtRegMap * VRM,const LiveRegMatrix * Matrix) const getRegAllocationHints() argument
/llvm-project/llvm/lib/Target/X86/
H A DX86FastPreTileConfig.cpp118 getStackSpaceFor(Register VirtReg) getStackSpaceFor() argument
139 mayLiveOut(Register VirtReg,MachineInstr * CfgMI) mayLiveOut() argument
202 spill(MachineBasicBlock::iterator Before,Register VirtReg,bool Kill) spill() argument
[all...]
H A DX86TileConfig.cpp126 Register VirtReg = Register::index2VirtReg(I); INITIALIZE_PASS_DEPENDENCY() local
H A DX86RegisterInfo.cpp1035 getTileShape(Register VirtReg,VirtRegMap * VRM,const MachineRegisterInfo * MRI) getTileShape() argument
1073 getRegAllocationHints(Register VirtReg,ArrayRef<MCPhysReg> Order,SmallVectorImpl<MCPhysReg> & Hints,const MachineFunction & MF,const VirtRegMap * VRM,const LiveRegMatrix * Matrix) const getRegAllocationHints() argument
[all...]
/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIPreAllocateWWMRegs.cpp125 const Register VirtReg = MO.getReg(); rewriteRegs() local
/llvm-project/llvm/include/llvm/CodeGen/
H A DVirtRegMap.h169 getOriginal(Register VirtReg) getOriginal() argument
H A DScheduleDAGInstrs.h53 unsigned VirtReg; global() member
H A DRegisterPressure.h536 return UntiedDefs.count(VirtReg); in hasUntiedDef() argument
H A DTargetRegisterInfo.h1139 shouldUseLastChanceRecoloringForVirtReg(const MachineFunction & MF,const LiveInterval & VirtReg) shouldUseLastChanceRecoloringForVirtReg() argument
1154 shouldUseDeferredSpillingForVirtReg(const MachineFunction & MF,const LiveInterval & VirtReg) shouldUseDeferredSpillingForVirtReg() argument
/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZRegisterInfo.cpp75 Register VirtReg, ArrayRef<MCPhysReg> Order, in getRegAllocationHints() argument
[all...]

12