Home
last modified time | relevance | path

Searched defs:SRA (Results 1 – 10 of 10) sorted by relevance

/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiAluCode.h36 SRA = 0x37, enumerator
/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZSelectionDAGInfo.cpp167 SDValue SRA = DAG.getNode(ISD::SRA, DL, MVT::i32, SHL, addIPMSequence() local
/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.h164 SRA, global() enumerator
/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h720 SRA, global() enumerator
/llvm-project/llvm/include/llvm/TableGen/
H A DRecord.h908 SRA, global() enumerator
/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeIntegerTypes.cpp4956 SDValue SRA = ExpandIntRes_XMULO() local
[all...]
H A DTargetLowering.cpp6199 SDValue SRA = buildSDIVPow2WithCMov() local
[all...]
H A DDAGCombiner.cpp4088 SDValue SRA = DAG.getNode(ISD::SRA, DL, VT, N1.getOperand(0), ShAmt); visitSUB() local
10502 SDValue SRA = visitSRA() local
[all...]
/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp4150 SDValue SRA = LowerINTRINSIC_WO_CHAIN() local
12861 SDValue SRA = AddeNode->getOperand(0); AddCombineTo64BitSMLAL16() local
[all...]
/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp16882 SDValue SRA = PerformDAGCombine() local
[all...]