/llvm-project/bolt/lib/Passes/ |
H A D | Hugify.cpp | 25 [&](std::string Title, std::vector<MCInst> Instrs) -> BinaryFunction * { in runOnFunctions()
|
/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
H A D | HexagonMCCodeEmitter.cpp | 469 for (auto I = Instrs.begin(), N = Instrs.end(); I != N; ++I) { in getFixupNoBits() local 728 const MCOperand *I = Instrs.begin() + State.Index - 1; in getMachineOpValue() local
|
/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | ExecutionDomainFix.h | 66 SmallVector<MachineInstr *, 8> Instrs; member
|
/llvm-project/llvm/lib/CodeGen/ |
H A D | MachineTraceMetrics.cpp | 1270 for (const MCSchedClassDesc *SC : Instrs) { in getResourceLength() local 1218 unsigned Instrs = TBI.InstrDepth; getResourceDepth() local 1240 __anon481051c20402(ArrayRef<const MCSchedClassDesc *> Instrs, unsigned ResourceIdx) getResourceLength() argument [all...] |
H A D | CFIInstrInserter.cpp | 182 const std::vector<MCCFIInstruction> &Instrs = MF->getFrameInstructions(); calculateOutgoingCFAInfo() local
|
H A D | MachineCombiner.cpp | 417 instr2instrSC(SmallVectorImpl<MachineInstr * > & Instrs,SmallVectorImpl<const MCSchedClassDesc * > & InstrsSC) instr2instrSC() argument
|
H A D | MachineOutliner.cpp | 743 const std::vector<MCCFIInstruction> &Instrs = createOutlinedFunction() local
|
H A D | MachinePipeliner.cpp | 1077 DenseMap<int, std::deque<SUnit *>> Instrs; computeScheduledInsts() local 3348 fixupRegisterOverlaps(std::deque<SUnit * > & Instrs) fixupRegisterOverlaps() argument
|
H A D | ModuloSchedule.cpp | 2818 std::vector<MachineInstr *> Instrs; runOnLoop() local
|
/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
H A D | AArch64AsmBackend.cpp | 604 ArrayRef<MCCFIInstruction> Instrs = FI->Instructions; generateCompactUnwindEncoding() local
|
/llvm-project/llvm/lib/MC/ |
H A D | MCWin64EH.cpp | 658 const auto &Instrs = InstrsIter->second.Instructions; in FindMatchingEpilog() local 1141 auto &Instrs = I.second.Instructions; in ARM64FindSegmentsInFunction() local
|
H A D | MCDwarf.cpp | 1476 emitCFIInstructions(ArrayRef<MCCFIInstruction> Instrs,MCSymbol * BaseLabel) emitCFIInstructions() argument
|
/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
H A D | ARMAsmBackend.cpp | 1156 ArrayRef<MCCFIInstruction> Instrs = FI->Instructions; generateCompactUnwindEncoding() local
|
/llvm-project/llvm/lib/Target/X86/ |
H A D | X86DomainReassignment.cpp | 304 SmallVector<MachineInstr *, 8> Instrs; global() member in __anonec12a15c0111::Closure
|
/llvm-project/llvm/utils/TableGen/ |
H A D | AsmWriterEmitter.cpp | 241 std::string Instrs = InstrsForCase[i]; in FindUniqueOperandCommands() local
|
/llvm-project/llvm/lib/Analysis/ |
H A D | ModuleSummaryAnalysis.cpp | 563 __anonf4bec86e0202(const std::vector<const Instruction *> &Instrs, SetVector<ValueInfo, std::vector<ValueInfo>> &Edges, SmallPtrSet<const User *, 8> &Cache) computeFunctionSummary() argument
|
/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMLoadStoreOptimizer.cpp | 147 /// Index in Instrs of the instruction being latest in the schedule. member 633 CreateLoadStoreMulti(MachineBasicBlock & MBB,MachineBasicBlock::iterator InsertBefore,int Offset,unsigned Base,bool BaseKill,unsigned Opcode,ARMCC::CondCodes Pred,unsigned PredReg,const DebugLoc & DL,ArrayRef<std::pair<unsigned,bool>> Regs,ArrayRef<MachineInstr * > Instrs) CreateLoadStoreMulti() argument [all...] |
H A D | ARMTargetTransformInfo.cpp | 1916 unsigned Instrs = getIntrinsicInstrCost() local
|
/llvm-project/llvm/utils/TableGen/Common/ |
H A D | CodeGenDAGPatterns.cpp | 3736 getInstructionsInTree(TreePatternNode & Tree,SmallVectorImpl<Record * > & Instrs) getInstructionsInTree() argument 3953 std::vector<Record *> Instrs = ParseInstructions() local 4142 SmallVector<Record *, 8> Instrs; VerifyInstructionFlags() local
|
/llvm-project/llvm/lib/Transforms/Vectorize/ |
H A D | LoadStoreVectorizer.cpp | 1379 gatherChains(ArrayRef<Instruction * > Instrs) gatherChains() argument [all...] |
/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
H A D | X86AsmBackend.cpp | 1333 ArrayRef<MCCFIInstruction> Instrs = FI->Instructions; generateCompactUnwindEncoding() local
|
/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonBitSimplify.cpp | 1025 std::vector<MachineInstr*> Instrs; in runOnNode() local 1753 std::vector<MachineInstr*> Instrs; in processBlock() local
|
H A D | HexagonGenInsert.cpp | 1442 std::vector<MachineInstr*> Instrs; in removeDeadCode() local
|
/llvm-project/bolt/lib/Target/AArch64/ |
H A D | AArch64MCPlusBuilder.cpp | 1624 InstructionListType Instrs(IsLeaf ? 12 : 10); createInstrIncMemory() local [all...] |
/llvm-project/clang/include/clang/Analysis/Analyses/ |
H A D | ThreadSafetyTIL.h | 1680 InstrArray Instrs; global() variable
|