Home
last modified time | relevance | path

Searched refs:ce_count (Results 1 – 25 of 27) sorted by relevance

12

/openbsd-src/sys/dev/pci/drm/amd/amdgpu/
H A Damdgpu_ras.c214 "ce", info.ce_count); in amdgpu_ras_debugfs_read()
623 "ce", info.ce_count); in amdgpu_ras_sysfs_read()
1057 obj->err_data.ce_count += err_data.ce_count; in amdgpu_ras_query_error_status()
1060 info->ce_count = obj->err_data.ce_count; in amdgpu_ras_query_error_status()
1062 if (err_data.ce_count) { in amdgpu_ras_query_error_status()
1073 obj->err_data.ce_count, in amdgpu_ras_query_error_status()
1079 obj->err_data.ce_count, in amdgpu_ras_query_error_status()
1191 * @ce_count
1199 amdgpu_ras_query_error_count_helper(struct amdgpu_device * adev,unsigned long * ce_count,unsigned long * ue_count,struct ras_query_if * query_info) amdgpu_ras_query_error_count_helper() argument
1243 amdgpu_ras_query_error_count(struct amdgpu_device * adev,unsigned long * ce_count,unsigned long * ue_count,struct ras_query_if * query_info) amdgpu_ras_query_error_count() argument
2563 unsigned long ce_count, ue_count; amdgpu_ras_counte_dw() local
2772 unsigned long ue_count, ce_count; amdgpu_ras_block_late_init() local
[all...]
H A Dnbio_v7_4.c397 obj->err_data.ce_count += err_data.ce_count; in nbio_v7_4_handle_ras_controller_intr_no_bifring()
399 if (err_data.ce_count) in nbio_v7_4_handle_ras_controller_intr_no_bifring()
403 obj->err_data.ce_count, in nbio_v7_4_handle_ras_controller_intr_no_bifring()
610 err_data->ce_count++; in nbio_v7_4_query_ras_error_count()
H A Dnbio_v7_9.c595 obj->err_data.ce_count += err_data.ce_count; in nbio_v7_9_handle_ras_controller_intr_no_bifring()
597 if (err_data.ce_count) in nbio_v7_9_handle_ras_controller_intr_no_bifring()
601 obj->err_data.ce_count, in nbio_v7_9_handle_ras_controller_intr_no_bifring()
H A Dgfx_v9_4.c716 err_data->ce_count += sec_count; in gfx_v9_4_query_utc_edc_status()
738 err_data->ce_count += sec_count; in gfx_v9_4_query_utc_edc_status()
760 err_data->ce_count += sec_count; in gfx_v9_4_query_utc_edc_status()
782 err_data->ce_count += sec_count; in gfx_v9_4_query_utc_edc_status()
805 err_data->ce_count += sec_count; in gfx_v9_4_query_utc_edc_status()
878 err_data->ce_count = 0; in gfx_v9_4_query_ras_error_count()
898 err_data->ce_count += sec_count; in gfx_v9_4_query_ras_error_count()
H A Damdgpu_ras.h445 unsigned long ce_count; member
515 unsigned long ce_count; member
592 unsigned long *ce_count,
H A Damdgpu_umc.c195 obj->err_data.ce_count += err_data.ce_count; in amdgpu_umc_poison_handler()
H A Damdgpu_ctx.c613 int ce_count, ue_count; in amdgpu_ctx_query2() local
615 ce_count = atomic_read(&con->ras_ce_count); in amdgpu_ctx_query2()
618 if (ce_count != ctx->ras_counter_ce) { in amdgpu_ctx_query2()
619 ctx->ras_counter_ce = ce_count; in amdgpu_ctx_query2()
H A Dumc_v8_10.c153 &(err_data->ce_count)); in umc_v8_10_query_ecc_error_count()
389 &(err_data->ce_count)); in umc_v8_10_ecc_info_query_ecc_error_count()
H A Dumc_v8_7.c104 &(err_data->ce_count)); in umc_v8_7_ecc_info_query_ras_error_count()
317 &(err_data->ce_count)); in umc_v8_7_query_ras_error_count()
H A Dhdp_v4_0.c69 err_data->ce_count = 0; in hdp_v4_0_query_ras_error_count()
H A Damdgpu_mca.c68 amdgpu_mca_query_correctable_error_count(adev, mc_status_addr, &(err_data->ce_count)); in amdgpu_mca_query_ras_error_count()
H A Dumc_v6_7.c171 &(err_data->ce_count)); in umc_v6_7_ecc_info_querry_ecc_error_count()
422 &(err_data->ce_count), in umc_v6_7_query_ecc_error_count()
H A Dsdma_v4_4.c231 err_data->ce_count = 0; in sdma_v4_4_query_ras_error_count_by_instance()
H A Damdgpu_xgmi.c965 uint32_t *ce_count, in amdgpu_xgmi_query_pcs_error_status() argument
1021 err_data->ce_count = 0; in amdgpu_xgmi_query_ras_error_count()
1084 err_data->ce_count += ce_cnt; in amdgpu_xgmi_query_ras_error_count()
H A Dmmhub_v1_0.c754 err_data->ce_count = 0; in mmhub_v1_0_query_ras_error_count()
765 err_data->ce_count += sec_count; in mmhub_v1_0_query_ras_error_count()
H A Dumc_v6_1.c279 &(err_data->ce_count)); in umc_v6_1_query_ras_error_count()
H A Dgfx_v9_4_2.c1657 err_data->ce_count = 0; in gfx_v9_4_2_query_ras_error_count()
1660 err_data->ce_count += sec_count; in gfx_v9_4_2_query_ras_error_count()
1664 err_data->ce_count += sec_count; in gfx_v9_4_2_query_ras_error_count()
H A Dmmhub_v1_7.c1252 err_data->ce_count = 0; in mmhub_v1_7_query_ras_error_count()
1262 err_data->ce_count += sec_count; in mmhub_v1_7_query_ras_error_count()
H A Dmmhub_v9_4.c1607 err_data->ce_count = 0; in mmhub_v9_4_query_ras_error_count()
1617 err_data->ce_count += sec_count; in mmhub_v9_4_query_ras_error_count()
H A Dmmhub_v1_8.c637 &err_data->ce_count); in mmhub_v1_8_inst_query_ras_error_count()
H A Dgfx_v9_4_3.c3766 unsigned long ce_count = 0, ue_count = 0; in gfx_v9_4_3_inst_query_ras_err_count() local
3786 &ce_count); in gfx_v9_4_3_inst_query_ras_err_count()
3805 * err_data->ue_count and err_data->ce_count in gfx_v9_4_3_inst_query_ras_err_count()
3807 err_data->ce_count += ce_count; in gfx_v9_4_3_inst_query_ras_err_count()
H A Dgfx_v9_0.c6565 err_data->ce_count += sec_count; in gfx_v9_0_query_utc_edc_status()
6585 err_data->ce_count += sec_count; in gfx_v9_0_query_utc_edc_status()
6606 err_data->ce_count += sec_count; in gfx_v9_0_query_utc_edc_status()
6619 err_data->ce_count += sec_count; in gfx_v9_0_query_utc_edc_status()
6748 err_data->ce_count = 0; in gfx_v9_0_query_ras_error_count()
6767 err_data->ce_count += sec_count; in gfx_v9_0_query_ras_error_count()
H A Damdgpu_gfx.c919 err_data->ce_count = 0; in amdgpu_gfx_ras_error_func()
/openbsd-src/sys/dev/ic/
H A Dqwxvar.h183 uint32_t ce_count; member
2021 KASSERT(ce_id < sc->hw_params.ce_count); in qwx_ce_get_attr_flags()
/openbsd-src/sys/dev/pci/
H A Dif_qwx_pci.c1659 for (i = 0, msi_data_idx = 0; i < sc->hw_params.ce_count; i++) { in qwx_pcic_ext_irq_config()
1702 for (i = 0; i < sc->hw_params.ce_count; i++) { in qwx_pcic_config_irq()
1716 for (i = 0; i < sc->hw_params.ce_count; i++) { in qwx_pcic_config_irq()
4097 for (i = 0; i < sc->hw_params.ce_count; i++) { in qwx_pci_intr()

12