Home
last modified time | relevance | path

Searched refs:ucode (Results 1 – 25 of 26) sorted by relevance

12

/dflybsd-src/sys/dev/drm/amd/amdgpu/
H A Damdgpu_ucode.c321 struct amdgpu_firmware_info *ucode, in amdgpu_ucode_init_single_fw() argument
327 if (NULL == ucode->fw) in amdgpu_ucode_init_single_fw()
330 ucode->mc_addr = mc_addr; in amdgpu_ucode_init_single_fw()
331 ucode->kaddr = kptr; in amdgpu_ucode_init_single_fw()
333 if (ucode->ucode_id == AMDGPU_UCODE_ID_STORAGE) in amdgpu_ucode_init_single_fw()
336 header = (const struct common_firmware_header *)ucode->fw->data; in amdgpu_ucode_init_single_fw()
338 cp_hdr = (const struct gfx_firmware_header_v1_0 *)ucode->fw->data; in amdgpu_ucode_init_single_fw()
341 (ucode->ucode_id != AMDGPU_UCODE_ID_CP_MEC1 && in amdgpu_ucode_init_single_fw()
342 ucode->ucode_id != AMDGPU_UCODE_ID_CP_MEC2 && in amdgpu_ucode_init_single_fw()
343 ucode->ucode_id != AMDGPU_UCODE_ID_CP_MEC1_JT && in amdgpu_ucode_init_single_fw()
[all …]
H A Damdgpu_psp.c118 struct amdgpu_firmware_info *ucode, in psp_cmd_submit_buf() argument
128 ret = psp_cmd_submit(psp, ucode, psp->cmd_buf_mc_addr, in psp_cmd_submit_buf()
135 if (ucode) { in psp_cmd_submit_buf()
136 ucode->tmr_mc_addr_lo = psp->cmd_buf_mem->resp.fw_addr_lo; in psp_cmd_submit_buf()
137 ucode->tmr_mc_addr_hi = psp->cmd_buf_mem->resp.fw_addr_hi; in psp_cmd_submit_buf()
290 struct amdgpu_firmware_info *ucode; in psp_np_fw_load() local
294 ucode = &adev->firmware.ucode[i]; in psp_np_fw_load()
295 if (!ucode->fw) in psp_np_fw_load()
298 if (ucode->ucode_id == AMDGPU_UCODE_ID_SMC && in psp_np_fw_load()
302 (ucode->ucode_id == AMDGPU_UCODE_ID_SDMA0 in psp_np_fw_load()
[all …]
H A Damdgpu_psp.h63 int (*prep_cmd_buf)(struct amdgpu_firmware_info *ucode,
71 int (*cmd_submit)(struct psp_context *psp, struct amdgpu_firmware_info *ucode,
74 struct amdgpu_firmware_info *ucode,
133 #define psp_prep_cmd_buf(ucode, type) (psp)->funcs->prep_cmd_buf((ucode), (type)) argument
138 #define psp_cmd_submit(psp, ucode, cmd_mc, fence_mc, index) \ argument
139 (psp)->funcs->cmd_submit((psp), (ucode), (cmd_mc), (fence_mc), (index))
140 #define psp_compare_sram_data(psp, ucode, type) \ argument
141 (psp)->funcs->compare_sram_data((psp), (ucode), (type))
H A Damdgpu_cgs.c212 struct amdgpu_firmware_info *ucode; in amdgpu_cgs_get_firmware_info() local
215 ucode = &adev->firmware.ucode[id]; in amdgpu_cgs_get_firmware_info()
216 if (ucode->fw == NULL) in amdgpu_cgs_get_firmware_info()
219 gpu_addr = ucode->mc_addr; in amdgpu_cgs_get_firmware_info()
220 header = (const struct gfx_firmware_header_v1_0 *)ucode->fw->data; in amdgpu_cgs_get_firmware_info()
229 info->kptr = ucode->kaddr; in amdgpu_cgs_get_firmware_info()
247 struct amdgpu_firmware_info *ucode = NULL; in amdgpu_cgs_get_firmware_info() local
452 ucode = &adev->firmware.ucode[AMDGPU_UCODE_ID_SMC]; in amdgpu_cgs_get_firmware_info()
453 ucode->ucode_id = AMDGPU_UCODE_ID_SMC; in amdgpu_cgs_get_firmware_info()
454 ucode->fw = adev->pm.fw; in amdgpu_cgs_get_firmware_info()
[all …]
H A Dpsp_v10_0.c40 psp_v10_0_get_fw_type(struct amdgpu_firmware_info *ucode, enum psp_gfx_fw_type *type) in psp_v10_0_get_fw_type() argument
42 switch(ucode->ucode_id) { in psp_v10_0_get_fw_type()
148 static int psp_v10_0_prep_cmd_buf(struct amdgpu_firmware_info *ucode, in psp_v10_0_prep_cmd_buf() argument
152 uint64_t fw_mem_mc_addr = ucode->mc_addr; in psp_v10_0_prep_cmd_buf()
159 cmd->cmd.cmd_load_ip_fw.fw_size = ucode->ucode_size; in psp_v10_0_prep_cmd_buf()
161 ret = psp_v10_0_get_fw_type(ucode, &cmd->cmd.cmd_load_ip_fw.fw_type); in psp_v10_0_prep_cmd_buf()
269 struct amdgpu_firmware_info *ucode, in psp_v10_0_cmd_submit() argument
404 struct amdgpu_firmware_info *ucode, in psp_v10_0_compare_sram_data() argument
422 ucode_size = ucode->ucode_size; in psp_v10_0_compare_sram_data()
423 ucode_mem = (uint32_t *)ucode->kaddr; in psp_v10_0_compare_sram_data()
H A Dpsp_v3_1.c53 psp_v3_1_get_fw_type(struct amdgpu_firmware_info *ucode, enum psp_gfx_fw_type *type) in psp_v3_1_get_fw_type() argument
55 switch(ucode->ucode_id) { in psp_v3_1_get_fw_type()
279 static int psp_v3_1_prep_cmd_buf(struct amdgpu_firmware_info *ucode, in psp_v3_1_prep_cmd_buf() argument
283 uint64_t fw_mem_mc_addr = ucode->mc_addr; in psp_v3_1_prep_cmd_buf()
290 cmd->cmd.cmd_load_ip_fw.fw_size = ucode->ucode_size; in psp_v3_1_prep_cmd_buf()
292 ret = psp_v3_1_get_fw_type(ucode, &cmd->cmd.cmd_load_ip_fw.fw_type); in psp_v3_1_prep_cmd_buf()
400 struct amdgpu_firmware_info *ucode, in psp_v3_1_cmd_submit() argument
537 struct amdgpu_firmware_info *ucode, in psp_v3_1_compare_sram_data() argument
555 ucode_size = ucode->ucode_size; in psp_v3_1_compare_sram_data()
556 ucode_mem = (uint32_t *)ucode->kaddr; in psp_v3_1_compare_sram_data()
H A Dvce_v4_0.c250 adev->firmware.ucode[AMDGPU_UCODE_ID_VCE].mc_addr >> 8); in vce_v4_0_sriov_start()
253 (adev->firmware.ucode[AMDGPU_UCODE_ID_VCE].mc_addr >> 40) & 0xff); in vce_v4_0_sriov_start()
447 adev->firmware.ucode[AMDGPU_UCODE_ID_VCE].ucode_id = AMDGPU_UCODE_ID_VCE; in vce_v4_0_sw_init()
448 adev->firmware.ucode[AMDGPU_UCODE_ID_VCE].fw = adev->vce.fw; in vce_v4_0_sw_init()
618 (adev->firmware.ucode[AMDGPU_UCODE_ID_VCE].mc_addr >> 8)); in vce_v4_0_mc_resume()
620 (adev->firmware.ucode[AMDGPU_UCODE_ID_VCE].mc_addr >> 40) & 0xff); in vce_v4_0_mc_resume()
H A Duvd_v7_0.c445 adev->firmware.ucode[AMDGPU_UCODE_ID_UVD].ucode_id = AMDGPU_UCODE_ID_UVD; in uvd_v7_0_sw_init()
446 adev->firmware.ucode[AMDGPU_UCODE_ID_UVD].fw = adev->uvd.fw; in uvd_v7_0_sw_init()
672 lower_32_bits(adev->firmware.ucode[AMDGPU_UCODE_ID_UVD].mc_addr)); in uvd_v7_0_mc_resume()
674 upper_32_bits(adev->firmware.ucode[AMDGPU_UCODE_ID_UVD].mc_addr)); in uvd_v7_0_mc_resume()
811 lower_32_bits(adev->firmware.ucode[AMDGPU_UCODE_ID_UVD].mc_addr)); in uvd_v7_0_sriov_start()
813 upper_32_bits(adev->firmware.ucode[AMDGPU_UCODE_ID_UVD].mc_addr)); in uvd_v7_0_sriov_start()
H A Dvcn_v1_0.c107 adev->firmware.ucode[AMDGPU_UCODE_ID_VCN].ucode_id = AMDGPU_UCODE_ID_VCN; in vcn_v1_0_sw_init()
108 adev->firmware.ucode[AMDGPU_UCODE_ID_VCN].fw = adev->vcn.fw; in vcn_v1_0_sw_init()
283 (adev->firmware.ucode[AMDGPU_UCODE_ID_VCN].tmr_mc_addr_lo)); in vcn_v1_0_mc_resume()
285 (adev->firmware.ucode[AMDGPU_UCODE_ID_VCN].tmr_mc_addr_hi)); in vcn_v1_0_mc_resume()
H A Dgfx_v9_0.c637 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_CP_PFP]; in gfx_v9_0_init_microcode()
644 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_CP_ME]; in gfx_v9_0_init_microcode()
651 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_CP_CE]; in gfx_v9_0_init_microcode()
658 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_RLC_G]; in gfx_v9_0_init_microcode()
669 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_RLC_RESTORE_LIST_CNTL]; in gfx_v9_0_init_microcode()
675 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_RLC_RESTORE_LIST_GPM_MEM]; in gfx_v9_0_init_microcode()
681 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_RLC_RESTORE_LIST_SRM_MEM]; in gfx_v9_0_init_microcode()
688 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_CP_MEC1]; in gfx_v9_0_init_microcode()
696 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_CP_MEC1_JT]; in gfx_v9_0_init_microcode()
703 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_CP_MEC2]; in gfx_v9_0_init_microcode()
[all …]
H A Dgfx_v8_0.c1177 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_CP_PFP]; in gfx_v8_0_init_microcode()
1184 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_CP_ME]; in gfx_v8_0_init_microcode()
1191 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_CP_CE]; in gfx_v8_0_init_microcode()
1198 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_RLC_G]; in gfx_v8_0_init_microcode()
1205 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_CP_MEC1]; in gfx_v8_0_init_microcode()
1218 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_STORAGE]; in gfx_v8_0_init_microcode()
1226 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_CP_MEC2]; in gfx_v8_0_init_microcode()
H A Dsdma_v2_4.c164 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_SDMA0 + i]; in sdma_v2_4_init_microcode()
H A Dsdma_v3_0.c322 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_SDMA0 + i]; in sdma_v3_0_init_microcode()
H A Dsdma_v4_0.c251 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_SDMA0 + i]; in sdma_v4_0_init_microcode()
H A Damdgpu.h1080 struct amdgpu_firmware_info ucode[AMDGPU_UCODE_ID_MAXIMUM]; member
/dflybsd-src/tools/tools/locale/tools/
H A Dutf8-rollup.pl188 my $ucode = shift;
189 if (defined $seen{$ucode}) {
192 $pending_seen{$ucode} = 1;
197 my $ucode = shift;
198 if (defined $seen{$ucode}) {
/dflybsd-src/sys/platform/vkernel64/x86_64/
H A Dtrap.c340 int i = 0, ucode = 0, type, code; in user_trap() local
391 ucode = ILL_PRVOPC; in user_trap()
398 ucode = (type == T_TRCTRAP ? TRAP_TRACE : TRAP_BRKPT); in user_trap()
402 ucode = code; in user_trap()
436 ucode = code + BUS_SEGM_FAULT ; in user_trap()
446 ucode = SEGV_MAPERR; in user_trap()
449 ucode = SEGV_ACCERR; in user_trap()
454 ucode = FPE_INTDIV; in user_trap()
479 ucode = FPE_INTOVF; in user_trap()
484 ucode = FPE_FLTSUB; in user_trap()
[all …]
/dflybsd-src/sys/platform/pc64/x86_64/
H A Dtrap.c403 int i = 0, ucode = 0, type, code; in trap() local
486 ucode = ILL_PRVOPC; in trap()
493 ucode = (type == T_TRCTRAP ? TRAP_TRACE : TRAP_BRKPT); in trap()
497 ucode = code; in trap()
513 ucode = BUS_OBJERR; in trap()
518 ucode = BUS_ADRERR; in trap()
524 ucode = BUS_OBJERR; in trap()
539 ucode = SEGV_MAPERR; in trap()
542 ucode = SEGV_ACCERR; in trap()
547 ucode = FPE_INTDIV; in trap()
[all …]
/dflybsd-src/sys/dev/netif/fxp/
H A Dif_fxp.c2266 struct ucode { struct
2268 u_int32_t *ucode; argument
2289 struct ucode *uc; in fxp_load_ucode() argument
2292 for (uc = ucode_table; uc->ucode != NULL; uc++) in fxp_load_ucode()
2295 if (uc->ucode == NULL) in fxp_load_ucode()
2301 memcpy(cbp->ucode, uc->ucode, uc->length); in fxp_load_ucode()
2303 *(u_short *)&cbp->ucode[uc->int_delay_offset] = in fxp_load_ucode()
2306 *(u_short *)&cbp->ucode[uc->bundle_max_offset] = in fxp_load_ucode()
H A Dif_fxpreg.h231 u_int32_t ucode[MAXUCODESIZE]; member
/dflybsd-src/sys/bus/u4b/wlan/
H A Dif_rum.c2636 rum_load_microcode(struct rum_softc *sc, const uint8_t *ucode, size_t size) in rum_load_microcode() argument
2642 for (; size >= 4; reg += 4, ucode += 4, size -= 4) { in rum_load_microcode()
2643 err = rum_write(sc, reg, UGETDW(ucode)); in rum_load_microcode()
/dflybsd-src/sys/dev/netif/iwn/
H A Dif_iwn.c6608 cmd.ucode.once.enable = 0xffffffff;
6609 cmd.ucode.once.start = IWN5000_CALIB_DC;
7672 cmd.ucode.once.enable = htole32(0xffffffff);
7673 cmd.ucode.once.start = htole32(0xffffffff);
7674 cmd.ucode.once.send = htole32(0xffffffff);
7675 cmd.ucode.flags = htole32(0xffffffff);
7991 iwn4965_load_bootcode(struct iwn_softc *sc, const uint8_t *ucode, int size) argument
8002 (const uint32_t *)ucode, size);
H A Dif_iwnreg.h857 struct iwn5000_calib_status ucode; member
/dflybsd-src/sys/dev/netif/bwn/bwn/
H A Dif_bwnvar.h828 struct bwn_fwfile ucode; member
H A Dif_bwn.c3997 error = bwn_fw_get(mac, type, filename, &fw->ucode); in bwn_fw_gets()
4198 bwn_do_release_fw(&mac->mac_fw.ucode); in bwn_release_firmware()
4238 data = GETFWOFFSET(mac->mac_fw.ucode, sizeof(struct bwn_fwhdr)); in bwn_fw_loaducode()
4240 for (i = 0; i < GETFWSIZE(mac->mac_fw.ucode, sizeof(struct bwn_fwhdr)); in bwn_fw_loaducode()

12