Home
last modified time | relevance | path

Searched refs:vs0 (Results 1 – 25 of 127) sorted by relevance

123456

/llvm-project/llvm/test/CodeGen/PowerPC/
H A Dvector-reduce-fmax.ll19 ; PWR9LE-NEXT: xxswapd vs0, v2
21 ; PWR9LE-NEXT: xscvspdpn f0, vs0
36 ; PWR10LE-NEXT: xxswapd vs0, v2
38 ; PWR10LE-NEXT: xscvspdpn f0, vs0
58 ; PWR9LE-NEXT: xxspltw vs0, v2, 2
59 ; PWR9LE-NEXT: xvmaxsp vs0, v2, vs0
60 ; PWR9LE-NEXT: xxsldwi vs0, vs0, vs0,
[all...]
H A Dvector-reduce-fmin.ll19 ; PWR9LE-NEXT: xxswapd vs0, v2
21 ; PWR9LE-NEXT: xscvspdpn f0, vs0
36 ; PWR10LE-NEXT: xxswapd vs0, v2
38 ; PWR10LE-NEXT: xscvspdpn f0, vs0
58 ; PWR9LE-NEXT: xxspltw vs0, v2, 2
59 ; PWR9LE-NEXT: xvminsp vs0, v2, vs0
60 ; PWR9LE-NEXT: xxsldwi vs0, vs0, vs0,
[all...]
H A Dvec_conv_i64_to_fp32_elts.ll15 ; CHECK-P8-NEXT: xxswapd vs0, v2
19 ; CHECK-P8-NEXT: xscvdpspn vs0, f0
20 ; CHECK-P8-NEXT: xxmrghw vs0, vs1, vs0
21 ; CHECK-P8-NEXT: xxswapd vs0, vs0
27 ; CHECK-P9-NEXT: xxswapd vs0, v2
31 ; CHECK-P9-NEXT: xscvdpspn vs0, f0
32 ; CHECK-P9-NEXT: xxmrghw vs0, vs1, vs0
[all...]
H A Dvector-reduce-and.ll17 ; PWR9LE-NEXT: xxspltw vs0, v2, 2
19 ; PWR9LE-NEXT: xxland v2, v2, vs0
25 ; PWR9BE-NEXT: xxspltw vs0, v2, 1
27 ; PWR9BE-NEXT: xxland v2, v2, vs0
33 ; PWR10LE-NEXT: xxspltw vs0, v2, 2
35 ; PWR10LE-NEXT: xxland v2, v2, vs0
41 ; PWR10BE-NEXT: xxspltw vs0, v2, 1
43 ; PWR10BE-NEXT: xxland v2, v2, vs0
56 ; PWR9LE-NEXT: xxland vs0, v2, v3
57 ; PWR9LE-NEXT: xxspltw vs1, vs0, 2
[all …]
H A Dvector-reduce-xor.ll17 ; PWR9LE-NEXT: xxspltw vs0, v2, 2
19 ; PWR9LE-NEXT: xxlxor v2, v2, vs0
25 ; PWR9BE-NEXT: xxspltw vs0, v2, 1
27 ; PWR9BE-NEXT: xxlxor v2, v2, vs0
33 ; PWR10LE-NEXT: xxspltw vs0, v2, 2
35 ; PWR10LE-NEXT: xxlxor v2, v2, vs0
41 ; PWR10BE-NEXT: xxspltw vs0, v2, 1
43 ; PWR10BE-NEXT: xxlxor v2, v2, vs0
56 ; PWR9LE-NEXT: xxlxor vs0, v2, v3
57 ; PWR9LE-NEXT: xxspltw vs1, vs0, 2
[all …]
H A Dvector-reduce-or.ll17 ; PWR9LE-NEXT: xxspltw vs0, v2, 2
19 ; PWR9LE-NEXT: xxlor v2, v2, vs0
25 ; PWR9BE-NEXT: xxspltw vs0, v2, 1
27 ; PWR9BE-NEXT: xxlor v2, v2, vs0
33 ; PWR10LE-NEXT: xxspltw vs0, v2, 2
35 ; PWR10LE-NEXT: xxlor v2, v2, vs0
41 ; PWR10BE-NEXT: xxspltw vs0, v2, 1
43 ; PWR10BE-NEXT: xxlor v2, v2, vs0
56 ; PWR9LE-NEXT: xxlor vs0, v2, v3
57 ; PWR9LE-NEXT: xxspltw vs1, vs0, 2
[all …]
H A Dreduce_scalarization.ll26 ; CHECK-NEXT: xxmrghw vs0, vs0, vs0
27 ; CHECK-NEXT: xvcvspdp v2, vs0
33 ; AIX-64-NEXT: xxmrghw vs0, vs0, vs0
34 ; AIX-64-NEXT: xvcvspdp v2, vs0
41 ; AIX-32-NEXT: xxmrghd v2, vs1, vs0
55 ; CHECK-NEXT: xvsubsp vs0, vs1, vs0
56 ; CHECK-NEXT: xxmrghw vs0, vs0, vs0
57 ; CHECK-NEXT: xvcvspdp v2, vs0
64 ; AIX-64-NEXT: xvsubsp vs0, vs0, vs1
65 ; AIX-64-NEXT: xxmrghw vs0, vs0, vs0
[all …]
H A Dvec_conv_fp32_to_i64_elts.ll16 ; CHECK-P8-NEXT: xxswapd v2, vs0
17 ; CHECK-P8-NEXT: xxmrglw vs0, v2, v2
18 ; CHECK-P8-NEXT: xvcvspdp vs0, vs0
19 ; CHECK-P8-NEXT: xvcvdpuxds v2, vs0
25 ; CHECK-P9-NEXT: xxswapd v2, vs0
26 ; CHECK-P9-NEXT: xxmrglw vs0, v2, v2
27 ; CHECK-P9-NEXT: xvcvspdp vs0, vs0
28 ; CHECK-P9-NEXT: xvcvdpuxds v2, vs0
[all...]
H A Dreduce_scalarization02.ll14 ; CHECK-NEXT: lxv vs0, 0(r3)
15 ; CHECK-NEXT: xxmrglw vs1, vs0, vs0
16 ; CHECK-NEXT: xxmrghw vs0, vs0, vs0
18 ; CHECK-NEXT: xvcvspdp vs0, vs0
20 ; CHECK-NEXT: stxv vs0, 0(r5)
25 ; CHECK-BE-NEXT: lxv vs0, 0(r3)
26 ; CHECK-BE-NEXT: xxmrghw vs1, vs0, vs0
27 ; CHECK-BE-NEXT: xxmrglw vs0, vs0, vs0
29 ; CHECK-BE-NEXT: xvcvspdp vs0, vs0
31 ; CHECK-BE-NEXT: stxv vs0, 0(r5)
[all …]
H A Dmmaplus-intrinsics.ll59 ; CHECK-O0-NEXT: xxlor vs0, v4, v4
60 ; CHECK-O0-NEXT: stxv vs0, 48(r3)
61 ; CHECK-O0-NEXT: xxlor vs0, v5, v5
62 ; CHECK-O0-NEXT: stxv vs0, 32(r3)
63 ; CHECK-O0-NEXT: xxlor vs0, v2, v2
64 ; CHECK-O0-NEXT: stxv vs0, 16(r3)
65 ; CHECK-O0-NEXT: xxlor vs0, v3, v3
66 ; CHECK-O0-NEXT: stxv vs0, 0(r3)
77 ; CHECK-O0-BE-NEXT: xxlor vs0, v5, v5
78 ; CHECK-O0-BE-NEXT: stxv vs0, 48(r3)
[all …]
H A Dv4i32_scalar_to_vector_shuffle.ll34 ; CHECK-LE-P8-NEXT: xxmrghw vs0, vs0, vs1
35 ; CHECK-LE-P8-NEXT: xxswapd vs0, vs0
43 ; CHECK-LE-P9-NEXT: xxmrghw vs0, vs0, vs1
44 ; CHECK-LE-P9-NEXT: xxswapd vs0, vs0
54 ; CHECK-BE-P8-NEXT: xxmrghw vs0, vs1, vs0
[all...]
H A Dvec_conv_i_to_fp_4byte_elts.ll16 ; CHECK-P8-NEXT: xxswapd v2, vs0
17 ; CHECK-P8-NEXT: xvcvuxwsp vs0, v2
18 ; CHECK-P8-NEXT: xxswapd vs0, vs0
25 ; CHECK-P9-NEXT: xxswapd v2, vs0
26 ; CHECK-P9-NEXT: xvcvuxwsp vs0, v2
27 ; CHECK-P9-NEXT: mfvsrld r3, vs0
33 ; CHECK-BE-NEXT: xvcvuxwsp vs0, vs0
68 ; CHECK-P8-NEXT: lxvd2x vs0, r
[all...]
H A Dvec_conv_fp_to_i_4byte_elts.ll16 ; CHECK-P8-NEXT: xxswapd v2, vs0
17 ; CHECK-P8-NEXT: xvcvspuxws vs0, v2
18 ; CHECK-P8-NEXT: xxswapd vs0, vs0
25 ; CHECK-P9-NEXT: xxswapd v2, vs0
26 ; CHECK-P9-NEXT: xvcvspuxws vs0, v2
27 ; CHECK-P9-NEXT: mfvsrld r3, vs0
33 ; CHECK-BE-NEXT: xvcvspuxws vs0, vs0
68 ; CHECK-P8-NEXT: lxvd2x vs0, r
[all...]
H A Dswaps-le-6.ll28 ; CHECK-NEXT: lxvd2x vs0, 0, r3
34 ; CHECK-NEXT: xxswapd vs0, vs0
35 ; CHECK-NEXT: xxmrghd vs0, vs0, vs1
36 ; CHECK-NEXT: xxswapd vs0, vs0
37 ; CHECK-NEXT: stxvd2x vs0, 0, r3
44 ; CHECK-P9-NEXT: lxv vs0, 0(r3)
50 ; CHECK-P9-NEXT: xxmrghd vs0, vs0, vs1
51 ; CHECK-P9-NEXT: stxv vs0, 0(r3)
58 ; CHECK-P9-NOVECTOR-NEXT: lxvd2x vs0, 0, r3
61 ; CHECK-P9-NOVECTOR-NEXT: xxswapd vs0, vs0
[all …]
H A Dvec_conv_i32_to_fp64_elts.ll16 ; CHECK-P8-NEXT: xxswapd v2, vs0
24 ; CHECK-P9-NEXT: xxswapd v2, vs0
32 ; CHECK-BE-NEXT: xxmrghw v2, vs0, vs0
47 ; CHECK-P8-NEXT: xvcvuxwdp vs0, v3
50 ; CHECK-P8-NEXT: xxswapd vs0, vs0
52 ; CHECK-P8-NEXT: stxvd2x vs0, 0, r3
59 ; CHECK-P9-NEXT: xvcvuxwdp vs0, v3
62 ; CHECK-P9-NEXT: stxv vs0,
[all...]
H A Dvec_conv_fp64_to_i32_elts.ll15 ; CHECK-P8-NEXT: xxswapd vs0, v2
18 ; CHECK-P8-NEXT: xxmrghw vs0, vs1, vs0
19 ; CHECK-P8-NEXT: xxswapd vs0, vs0
28 ; CHECK-P9-NEXT: xxmrghw vs0, vs0, vs1
29 ; CHECK-P9-NEXT: mfvsrld r3, vs0
34 ; CHECK-BE-NEXT: xxswapd vs0, v2
51 ; CHECK-P8-NEXT: lxvd2x vs0, r
[all...]
H A Dvector-reduce-fmul.ll19 ; PWR9LE-NEXT: xxsldwi vs0, v2, v2, 3
21 ; PWR9LE-NEXT: xscvspdpn f0, vs0
36 ; PWR10LE-NEXT: xxsldwi vs0, v2, v2, 3
38 ; PWR10LE-NEXT: xscvspdpn f0, vs0
58 ; PWR9LE-NEXT: xxsldwi vs0, v2, v2, 3
59 ; PWR9LE-NEXT: xscvspdpn f0, vs0
77 ; PWR10LE-NEXT: xxsldwi vs0, v2, v2, 3
78 ; PWR10LE-NEXT: xscvspdpn f0, vs0
101 ; PWR9LE-NEXT: xxspltw vs0, v2, 2
102 ; PWR9LE-NEXT: xvmulsp vs0, v
[all...]
H A Dv2i64_scalar_to_vector_shuffle.ll33 ; CHECK-LE-P8-NEXT: xxmrghd v2, vs1, vs0
40 ; CHECK-LE-P9-NEXT: xxmrghd v2, vs1, vs0
47 ; CHECK-BE-P8-NEXT: xxmrgld v2, vs0, vs1
54 ; CHECK-BE-P9-NEXT: xxmrgld v2, vs0, vs1
61 ; CHECK-AIX-64-P8-NEXT: xxmrgld v2, vs0, vs1
68 ; CHECK-AIX-64-P9-NEXT: xxmrgld v2, vs0, vs1
75 ; CHECK-AIX-32-P8-NEXT: lxvw4x vs0, 0, r3
79 ; CHECK-AIX-32-P8-NEXT: xxmrghd v2, vs0, vs1
86 ; CHECK-AIX-32-P9-NEXT: lxv vs0, -16(r1)
88 ; CHECK-AIX-32-P9-NEXT: xxmrghd v2, vs0, vs
[all...]
H A Dvec_conv_fp_to_i_8byte_elts.ll37 ; CHECK-P8-NEXT: lxvd2x vs0, r4, r5
39 ; CHECK-P8-NEXT: xvcvdpuxds vs0, vs0
41 ; CHECK-P8-NEXT: stxvd2x vs0, r3, r5
46 ; CHECK-P9-NEXT: lxv vs0, 16(r4)
49 ; CHECK-P9-NEXT: xvcvdpuxds vs0, vs0
50 ; CHECK-P9-NEXT: stxv vs0, 16(r3)
56 ; CHECK-BE-NEXT: lxv vs0, 16(r4)
59 ; CHECK-BE-NEXT: xvcvdpuxds vs0, vs
[all...]
H A Dbuild-vector-tests.ll837 ; P8BE-NEXT: xxmrghd v2, vs1, vs0
846 ; P8LE-NEXT: xxmrghd v2, vs1, vs0
882 ; P8LE-NEXT: lxvd2x vs0, 0, r3
883 ; P8LE-NEXT: xxswapd v2, vs0
907 ; P8LE-NEXT: lxvd2x vs0, 0, r3
908 ; P8LE-NEXT: xxswapd v2, vs0
931 ; P9BE-NEXT: lxv vs0, 0(r3)
932 ; P9BE-NEXT: xxperm v2, v2, vs0
951 ; P8LE-NEXT: lxvd2x vs0, 0, r3
954 ; P8LE-NEXT: xxswapd v2, vs0
[all...]
H A Df128-fma.ll27 ; CHECK-P8-NEXT: lxvd2x vs0, 0, r3
32 ; CHECK-P8-NEXT: xxswapd v2, vs0
33 ; CHECK-P8-NEXT: lxvd2x vs0, 0, r4
34 ; CHECK-P8-NEXT: xxswapd v3, vs0
35 ; CHECK-P8-NEXT: lxvd2x vs0, 0, r5
36 ; CHECK-P8-NEXT: xxswapd v31, vs0
43 ; CHECK-P8-NEXT: xxswapd vs0, v2
45 ; CHECK-P8-NEXT: stxvd2x vs0, 0, r30
82 ; CHECK-P8-NEXT: lxvd2x vs0, 0, r3
87 ; CHECK-P8-NEXT: xxswapd v31, vs0
[all...]
H A Dvsx_insert_extract_le.ll21 ; CHECK-NEXT: lxvd2x vs0, 0, r3
23 ; CHECK-NEXT: xxswapd vs0, vs0
24 ; CHECK-NEXT: xxmrghd v2, vs0, vs1
29 ; CHECK-P8-BE-NEXT: lxvd2x vs0, 0, r3
31 ; CHECK-P8-BE-NEXT: xxpermdi v2, vs1, vs0, 1
36 ; CHECK-P9-VECTOR-NEXT: lxvd2x vs0, 0, r3
38 ; CHECK-P9-VECTOR-NEXT: xxswapd vs0, vs0
39 ; CHECK-P9-VECTOR-NEXT: xxmrghd v2, vs0, vs1
44 ; CHECK-P9-NEXT: lxv vs0, 0(r3)
46 ; CHECK-P9-NEXT: xxmrghd v2, vs0, vs1
[all …]
H A Dppc64-acc-regalloc.ll32 ; CHECK-NEXT: lxv vs0, 16(0)
43 ; CHECK-NEXT: xvmaddadp vs7, vs0, v5
44 ; CHECK-NEXT: xvmuldp vs6, vs0, v2
45 ; CHECK-NEXT: lxv vs0, -16(r5)
52 ; CHECK-NEXT: xvmaddadp vs12, vs0, vs12
55 ; CHECK-NEXT: xvmuldp vs13, vs0, v6
57 ; CHECK-NEXT: xxlor vs0, v2, v2
67 ; CHECK-NEXT: xvf64gerpp acc0, vsp34, vs0
68 ; CHECK-NEXT: xvf64gerpp acc1, vsp34, vs0
69 ; CHECK-NEXT: xvf64gerpp acc2, vsp34, vs0
[all …]
H A Dload-shuffle-and-shuffle-store.ll73 ; CHECK-P8-NEXT: lxvd2x vs0, 0, r3
76 ; CHECK-P8-NEXT: xxswapd v2, vs0
77 ; CHECK-P8-NEXT: lxvd2x vs0, 0, r3
78 ; CHECK-P8-NEXT: xxswapd v3, vs0
101 ; CHECK-P9-BE-NEXT: lxv vs0, 0(r3)
102 ; CHECK-P9-BE-NEXT: xxperm v2, v2, vs0
113 ; CHECK-P8-NEXT: lxvd2x vs0, 0, r4
116 ; CHECK-P8-NEXT: xxswapd v2, vs0
117 ; CHECK-P8-NEXT: lxvd2x vs0, 0, r3
118 ; CHECK-P8-NEXT: xxswapd v3, vs0
[all …]
H A Dvec_conv_fp32_to_i16_elts.ll16 ; CHECK-P8-NEXT: xxswapd v2, vs0
17 ; CHECK-P8-NEXT: xscvspdpn f0, vs0
27 ; CHECK-P8-NEXT: xxswapd vs0, v2
34 ; CHECK-P9-NEXT: xxswapd v2, vs0
35 ; CHECK-P9-NEXT: xscvspdpn f0, vs0
53 ; CHECK-BE-NEXT: xscvspdpn f2, vs0
54 ; CHECK-BE-NEXT: xxsldwi vs0, vs0, vs0, 1
57 ; CHECK-BE-NEXT: xscvspdpn f0, vs0
[all...]

123456