/llvm-project/flang/test/Evaluate/ |
H A D | fold-bitwise-compare.f90 | 95 blt(1, 2), & 96 blt(2147483646, 2147483647), & 97 blt(-2, -1), & 98 blt(-2147483647, -2147483646), & 99 blt(0, -1), & 100 blt(0, 1) /)) 103 .not. blt(0, 0), & 104 .not. blt(1, 1), & 105 .not. blt(2147483647, 2147483647), & 106 .not. blt(-1, -1), & [all …]
|
/llvm-project/flang/test/Lower/Intrinsics/ |
H A D | blt.f90 | 11 c = blt(a, b) 24 c = blt(a, b) 37 c = blt(a, b) 50 c = blt(a, b) 63 c = blt(a, b) 76 c = blt(a, b) 90 c = blt(a, b) 105 c = blt(a, b) 119 c = blt(a, 42_4) 133 c = blt(a, 42_2) [all …]
|
/llvm-project/openmp/runtime/src/ |
H A D | z_AIX_asm.S | 130 blt 0, .Lcall # if (argc < 1) goto .Lcall 135 blt 0, .Lcall # if (argc < 2) goto .Lcall 140 blt 0, .Lcall # if (argc < 3) goto .Lcall 145 blt 0, .Lcall # if (argc < 4) goto .Lcall 150 blt 0, .Lcall # if (argc < 5) goto .Lcall 155 blt 0, .Lcall # if (argc < 6) goto .Lcall 160 blt 0, .Lcall # if (argc < 7) goto .Lcall 284 blt 0, .Lcall # if (argc < 1) goto .Lcall 289 blt 0, .Lcall # if (argc < 2) goto .Lcall 294 blt 0, .Lcall # if (argc < 3) goto .Lcall [all …]
|
/llvm-project/llvm/test/MC/LoongArch/Macros/ |
H A D | aliases-br.s | 4 # CHECK: blt $a0, $a1, 16 12 # CHECK-NEXT: blt $a0, $zero, 16 14 # CHECK-NEXT: blt $zero, $a0, 16
|
/llvm-project/llvm/test/MC/M68k/Control/Classes/ |
H A D | MxBcc.s | 36 ; CHECK: blt $1 38 blt $1 label 79 ; CHECK: blt $3fc 81 blt $3fc label
|
/llvm-project/llvm/test/MC/Mips/ |
H A D | set-nomacro.s | 23 blt $7, $8, local_label 24 blt $7, $0, local_label 25 blt $0, $8, local_label 26 blt $0, $0, local_label 112 blt $7, $8, local_label 114 blt $7, $0, local_label 116 blt $0, $8, local_label 118 blt $0, $0, local_label
|
H A D | macro-bcc-imm-bad.s | 7 …blt $a2, 16, foo # ALL: :[[@LINE]]:5: error: pseudo-instruction requires $at, which is not availab… 11 …blt $a2, 16, foo # ALL: :[[@LINE]]:5: warning: macro instruction expanded into multiple instructio…
|
/llvm-project/llvm/test/MC/ARM/ |
H A D | thumb2-branches.s | 70 blt.w #1677214 79 @ CHECK: blt.w #1677214 @ encoding: [0x99,0xf1,0xcf,0xbb] 100 blt.w #-1048576 108 @ CHECK: blt.w #-1048576 @ encoding: [0xc0,0xf6,0x00,0x80] 219 blt.w #1677214 228 @ CHECK: blt.w #1677214 @ encoding: [0x99,0xf1,0xcf,0xbb] 246 blt.w #-1048576 251 @ CHECK: blt.w #-1048576 @ encoding: [0xc0,0xf6,0x00,0x80]
|
/llvm-project/llvm/test/tools/llvm-objdump/ELF/RISCV/ |
H A D | branches.s | 11 # CHECK: blt t0, t1, 0x58 <foo+0x58> 12 blt t0, t1, .Llocal label 29 # CHECK: blt t0, t1, 0x60 <bar> 30 blt t0, t1, bar label
|
/llvm-project/llvm/test/tools/llvm-objdump/ELF/LoongArch/ |
H A D | branches.s | 12 # CHECK: blt $a0, $a1, 100 <foo+0x6c> 13 blt $a0, $a1, .Llocal label 33 # CHECK: blt $a0, $a1, 68 <bar> 34 blt $a0, $a1, bar label
|
/llvm-project/llvm/test/CodeGen/RISCV/ |
H A D | machinelicm-address-pseudos.ll | 25 ; RV32I-NEXT: blt a1, a0, .LBB0_1 38 ; RV64I-NEXT: blt a1, a0, .LBB0_1 68 ; RV32I-NEXT: blt a2, a0, .LBB1_1 82 ; RV64I-NEXT: blt a2, a0, .LBB1_1 113 ; RV32I-NEXT: blt a1, a0, .LBB2_1 128 ; RV64I-NEXT: blt a1, a0, .LBB2_1 166 ; RV32NOFUSION-NEXT: blt s2, s0, .LBB3_1 193 ; RV64NOFUSION-NEXT: blt s2, s0, .LBB3_1 220 ; RV32FUSION-NEXT: blt s2, s0, .LBB3_1 247 ; RV64FUSION-NEXT: blt s [all...] |
H A D | loop-strength-reduce-add-cheaper-than-mul.ll | 38 ; RV32-NEXT: blt a3, a1, .LBB0_3 48 ; RV32-NEXT: blt a1, a3, .LBB0_2 56 ; RV64-NEXT: blt a3, a1, .LBB0_3 68 ; RV64-NEXT: blt a1, a3, .LBB0_2
|
H A D | select-cc.ll | 43 ; RV32I-NEXT: blt a2, a0, .LBB0_14 53 ; RV32I-NEXT: blt a0, a2, .LBB0_18 74 ; RV32I-NEXT: blt a4, a3, .LBB0_26 119 ; RV64I-NEXT: blt a2, a0, .LBB0_14 129 ; RV64I-NEXT: blt a0, a2, .LBB0_18 150 ; RV64I-NEXT: blt a4, a3, .LBB0_26 351 ; RV32I-NEXT: blt a3, a0, .LBB2_2 362 ; RV64I-NEXT: blt a3, a0, .LBB2_2 406 ; RV64I-NEXT: blt a3, a0, .LBB3_2
|
H A D | setcc-logic.ll | 301 ; RV32I-NEXT: blt a0, a1, .LBB13_3 311 ; RV64I-NEXT: blt a0, a1, .LBB13_3 334 ; RV32I-NEXT: blt a1, a0, .LBB14_3 344 ; RV64I-NEXT: blt a1, a0, .LBB14_3 433 ; RV32I-NEXT: blt a0, a1, .LBB17_3 443 ; RV64I-NEXT: blt a0, a1, .LBB17_3 466 ; RV32I-NEXT: blt a1, a0, .LBB18_3 476 ; RV64I-NEXT: blt a1, a0, .LBB18_3 831 ; RV32I-NEXT: blt a2, a3, .LBB29_3 841 ; RV64I-NEXT: blt a [all...] |
H A D | ssub_sat.ll | 107 ; RV32I-NEXT: blt a1, a0, .LBB2_2 126 ; RV64I-NEXT: blt a1, a0, .LBB2_2 168 ; RV32I-NEXT: blt a1, a0, .LBB3_2 186 ; RV64I-NEXT: blt a1, a0, .LBB3_2 226 ; RV32I-NEXT: blt a1, a0, .LBB4_2 244 ; RV64I-NEXT: blt a1, a0, .LBB4_2
|
H A D | sadd_sat.ll | 127 ; RV32I-NEXT: blt a1, a0, .LBB2_2 146 ; RV64I-NEXT: blt a1, a0, .LBB2_2 188 ; RV32I-NEXT: blt a1, a0, .LBB3_2 206 ; RV64I-NEXT: blt a1, a0, .LBB3_2 246 ; RV32I-NEXT: blt a1, a0, .LBB4_2 264 ; RV64I-NEXT: blt a1, a0, .LBB4_2
|
/llvm-project/llvm/test/CodeGen/LoongArch/ |
H A D | machinelicm-address-pseudos.ll | 23 ; LA32-NEXT: blt $a1, $a0, .LBB0_1 36 ; LA64-NEXT: blt $a1, $a0, .LBB0_1 52 ; LA64LARGE-NEXT: blt $a3, $a0, .LBB0_1 82 ; LA32-NEXT: blt $a2, $a0, .LBB1_1 96 ; LA64-NEXT: blt $a2, $a0, .LBB1_1 113 ; LA64LARGE-NEXT: blt $a2, $a0, .LBB1_1 144 ; LA32-NEXT: blt $a1, $a0, .LBB2_1 158 ; LA64-NEXT: blt $a2, $a0, .LBB2_1 175 ; LA64LARGE-NEXT: blt $a2, $a0, .LBB2_1 218 ; LA32-NEXT: blt [all...] |
/llvm-project/lld/test/ELF/ |
H A D | ppc64-split-stack-prologue-adjust-success.s | 32 blt- 7, .Lcss_alloc_more 74 blt- 7, .Lcms_alloc_more 108 blt- 7, .Lcls_alloc_more 151 blt- 7, .Lclas_alloc_more 193 blt- 7, .Lmain_morestack
|
/llvm-project/llvm/test/CodeGen/Thumb/ |
H A D | select.ll | 33 ; CHECK: blt 35 ; CHECK-EABI: blt 96 ; CHECK: blt 99 ; CHECK: blt
|
/llvm-project/llvm/test/MC/VE/ |
H A D | BC.s | 42 # CHECK-INST: blt.w.t %s20, 8192 44 blt.w.t %s20, 8192 46 # CHECK-INST: blt.s.nt %s20, (, %s11) 48 blt.s.nt %s20, (, %s11)
|
/llvm-project/llvm/test/CodeGen/PowerPC/ |
H A D | sign-ext-atomics.ll | 15 ; CHECK-NEXT: blt 0, .LBB0_3 48 ; CHECK-NEXT: blt 0, .LBB1_3 81 ; CHECK-NEXT: blt 0, .LBB2_3
|
/llvm-project/llvm/test/MC/RISCV/ |
H A D | long-conditional-jump.s | 55 blt a0, a1, .L3 59 # CHECK-INST: blt a0, a1, 0x3d1c 61 # CHECK-INST-C: blt a0, a1, 0x3d16 63 # CHECK-INST-RELAX: blt a0, a1, 0x3d1c 66 # CHECK-INST-C-RELAX: blt a0, a1, 0x3d16
|
H A D | rvi-aliases-valid.s | 92 # CHECK-S-NOALIAS: blt a4, zero, 12 94 # CHECK-OBJ-NOALIAS: blt a4, zero, 0x48 97 # CHECK-S-NOALIAS: blt zero, a5, 16 99 # CHECK-OBJ-NOALIAS: blt zero, a5, 0x50 104 # CHECK-S-NOALIAS: blt a6, a5, 20 105 # CHECK-S: blt a6, a5, 20 106 # CHECK-OBJ-NOALIAS: blt a6, a5, 0x58 107 # CHECK-OBJ: blt a6, a5, 0x58
|
/llvm-project/llvm/test/MC/LoongArch/Basic/Integer/ |
H A D | branch.s | 20 # CHECK-ASM-AND-OBJ: blt $t3, $s7, 168 22 blt $t3, $s7, 168 label
|
/llvm-project/llvm/test/MC/Lanai/ |
H A D | conditional_inst.s | 19 blt 2000 26 blt jump1
|