| /openbsd-src/gnu/llvm/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 286 assert(VA.getLocVT() == MVT::v2i32); in LowerReturn_32() 299 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT())); in LowerReturn_32() 308 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT())); in LowerReturn_32() 371 OutVal = DAG.getNode(ISD::SIGN_EXTEND, DL, VA.getLocVT(), OutVal); in LowerReturn_64() 374 OutVal = DAG.getNode(ISD::ZERO_EXTEND, DL, VA.getLocVT(), OutVal); in LowerReturn_64() 377 OutVal = DAG.getNode(ISD::ANY_EXTEND, DL, VA.getLocVT(), OutVal); in LowerReturn_64() 403 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT())); in LowerReturn_64() 464 assert(VA.getLocVT() == MVT::f64 || VA.getLocVT() == MVT::v2i32); in LowerFormalArguments_32() 490 WholeValue = DAG.getNode(ISD::BITCAST, dl, VA.getLocVT(), WholeValue); in LowerFormalArguments_32() 497 if (VA.getLocVT() == MVT::f32) in LowerFormalArguments_32() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARC/ |
| H A D | ARCISelLowering.cpp | 310 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall() 313 Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall() 316 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall() 521 EVT RegVT = VA.getLocVT(); in LowerCallArguments() 538 unsigned ObjSize = VA.getLocVT().getStoreSize(); in LowerCallArguments() 547 ArgIn = DAG.getLoad(VA.getLocVT(), dl, Chain, FIN, in LowerCallArguments() 678 unsigned ObjSize = VA.getLocVT().getStoreSize(); in LowerReturn() 706 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT())); in LowerReturn()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelLowering.cpp | 197 EVT LocVT = VA.getLocVT(); in convertValVTToLocVT() 230 EVT LocVT = VA.getLocVT(); in unpackFromRegLoc() 261 EVT LocVT = VA.getLocVT(); in unpackFromMemLoc() 286 assert(VA.getLocVT() == MVT::i32 && in unpack64() 351 bool IsF64OnCSKY = VA.getLocVT() == MVT::i32 && VA.getValVT() == MVT::f64; in LowerFormalArguments() 454 bool IsF64OnCSKY = VA.getLocVT() == MVT::i32 && VA.getValVT() == MVT::f64; in LowerReturn() 481 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT())); in LowerReturn() 572 bool IsF64OnCSKY = VA.getLocVT() == MVT::i32 && VA.getValVT() == MVT::f64; in LowerCall() 722 DAG.getCopyFromReg(Chain, DL, VA.getLocReg(), VA.getLocVT(), Glue); in LowerCall() 727 bool IsF64OnCSKY = VA.getLocVT() == MVT::i32 && VA.getValVT() == MVT::f64; in LowerCall()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/BPF/ |
| H A D | BPFISelLowering.cpp | 323 EVT RegVT = VA.getLocVT(); in LowerFormalArguments() 356 InVals.push_back(DAG.getConstant(0, DL, VA.getLocVT())); in LowerFormalArguments() 431 Arg = DAG.getNode(ISD::SIGN_EXTEND, CLI.DL, VA.getLocVT(), Arg); in LowerCall() 434 Arg = DAG.getNode(ISD::ZERO_EXTEND, CLI.DL, VA.getLocVT(), Arg); in LowerCall() 437 Arg = DAG.getNode(ISD::ANY_EXTEND, CLI.DL, VA.getLocVT(), Arg); in LowerCall() 534 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT())); in LowerReturn()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Mips/ |
| H A D | MipsCallLowering.cpp | 173 assert(VALo.getLocVT() == MVT::i32 && VAHi.getLocVT() == MVT::i32 && in assignCustomValue() 265 assert(VALo.getLocVT() == MVT::i32 && VAHi.getLocVT() == MVT::i32 && in assignCustomValue()
|
| H A D | MipsISelLowering.cpp | 3270 MVT ValVT = VA.getValVT(), LocVT = VA.getLocVT(); in LowerCall() 3345 unsigned LocSizeInBits = VA.getLocVT().getSizeInBits(); in LowerCall() 3347 ISD::SHL, DL, VA.getLocVT(), Arg, in LowerCall() 3348 DAG.getConstant(LocSizeInBits - ValSizeInBits, DL, VA.getLocVT())); in LowerCall() 3516 RVLocs[i].getLocVT(), InFlag); in LowerCallResult() 3522 unsigned LocSizeInBits = VA.getLocVT().getSizeInBits(); in LowerCallResult() 3526 Shift, DL, VA.getLocVT(), Val, in LowerCallResult() 3527 DAG.getConstant(LocSizeInBits - ValSizeInBits, DL, VA.getLocVT())); in LowerCallResult() 3544 Val = DAG.getNode(ISD::AssertZext, DL, VA.getLocVT(), Val, in LowerCallResult() 3550 Val = DAG.getNode(ISD::AssertSext, DL, VA.getLocVT(), Val, in LowerCallResult() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/VE/ |
| H A D | VEISelLowering.cpp | 397 OutVal = DAG.getNode(ISD::SIGN_EXTEND, DL, VA.getLocVT(), OutVal); in LowerReturn() 400 OutVal = DAG.getNode(ISD::ZERO_EXTEND, DL, VA.getLocVT(), OutVal); in LowerReturn() 403 OutVal = DAG.getNode(ISD::ANY_EXTEND, DL, VA.getLocVT(), OutVal); in LowerReturn() 411 assert(VA.getLocVT() == MVT::i64); in LowerReturn() 429 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT())); in LowerReturn() 471 MF.addLiveIn(VA.getLocReg(), getRegClassFor(VA.getLocVT())); in LowerFormalArguments() 472 SDValue Arg = DAG.getCopyFromReg(Chain, DL, VReg, VA.getLocVT()); in LowerFormalArguments() 478 Arg = DAG.getNode(ISD::AssertSext, DL, VA.getLocVT(), Arg, in LowerFormalArguments() 482 Arg = DAG.getNode(ISD::AssertZext, DL, VA.getLocVT(), Arg, in LowerFormalArguments() 491 assert(VA.getLocVT() == MVT::i64); in LowerFormalArguments() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Lanai/ |
| H A D | LanaiISelLowering.cpp | 456 EVT RegVT = VA.getLocVT(); in LowerCCCArguments() 488 unsigned ObjSize = VA.getLocVT().getSizeInBits() / 8; in LowerCCCArguments() 492 << EVT(VA.getLocVT()).getEVTString() << "\n"; in LowerCCCArguments() 501 VA.getLocVT(), DL, Chain, FIN, in LowerCCCArguments() 566 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT())); in LowerReturn() 672 Arg = DAG.getNode(ISD::SIGN_EXTEND, DL, VA.getLocVT(), Arg); in LowerCCCCallTo() 675 Arg = DAG.getNode(ISD::ZERO_EXTEND, DL, VA.getLocVT(), Arg); in LowerCCCCallTo() 678 Arg = DAG.getNode(ISD::ANY_EXTEND, DL, VA.getLocVT(), Arg); in LowerCCCCallTo()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/MSP430/ |
| H A D | MSP430ISelLowering.cpp | 642 EVT RegVT = VA.getLocVT(); in LowerCCCArguments() 680 MVT PtrVT = VA.getLocVT(); in LowerCCCArguments() 686 unsigned ObjSize = VA.getLocVT().getSizeInBits()/8; in LowerCCCArguments() 689 << EVT(VA.getLocVT()).getEVTString() in LowerCCCArguments() 699 VA.getLocVT(), dl, Chain, FIN, in LowerCCCArguments() 771 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT())); in LowerReturn() 838 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg); in LowerCCCCallTo() 841 Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Arg); in LowerCCCCallTo() 844 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg); in LowerCCCCallTo()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86FastISel.cpp | 3315 assert(VA.getLocVT().isInteger() && !VA.getLocVT().isVector() && in fastLowerCall() 3321 bool Emitted = X86FastEmitExtend(ISD::SIGN_EXTEND, VA.getLocVT(), ArgReg, in fastLowerCall() 3324 ArgVT = VA.getLocVT(); in fastLowerCall() 3328 assert(VA.getLocVT().isInteger() && !VA.getLocVT().isVector() && in fastLowerCall() 3341 bool Emitted = X86FastEmitExtend(ISD::ZERO_EXTEND, VA.getLocVT(), ArgReg, in fastLowerCall() 3344 ArgVT = VA.getLocVT(); in fastLowerCall() 3348 assert(VA.getLocVT().isInteger() && !VA.getLocVT().isVector() && in fastLowerCall() 3350 bool Emitted = X86FastEmitExtend(ISD::ANY_EXTEND, VA.getLocVT(), ArgReg, in fastLowerCall() 3353 Emitted = X86FastEmitExtend(ISD::ZERO_EXTEND, VA.getLocVT(), ArgReg, in fastLowerCall() 3356 Emitted = X86FastEmitExtend(ISD::SIGN_EXTEND, VA.getLocVT(), ArgReg, in fastLowerCall() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/XCore/ |
| H A D | XCoreISelLowering.cpp | 1146 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg); in LowerCCCCallTo() 1149 Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Arg); in LowerCCCCallTo() 1152 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg); in LowerCCCCallTo() 1296 EVT RegVT = VA.getLocVT(); in LowerCCCArguments() 1316 unsigned ObjSize = VA.getLocVT().getSizeInBits()/8; in LowerCCCArguments() 1319 << EVT(VA.getLocVT()).getEVTString() in LowerCCCArguments() 1330 ArgIn = DAG.getLoad(VA.getLocVT(), dl, Chain, FIN, in LowerCCCArguments() 1471 unsigned ObjSize = VA.getLocVT().getSizeInBits() / 8; in LowerReturn() 1499 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT())); in LowerReturn()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/M68k/ |
| H A D | M68kISelLowering.cpp | 350 if (VA.getLocVT().getSizeInBits() > Arg.getValueType().getSizeInBits()) { in MatchingStackOffset() 424 ValVT = VA.getLocVT(); in LowerMemArgument() 627 EVT RegVT = VA.getLocVT(); in LowerCall() 716 uint32_t OpSize = (VA.getLocVT().getSizeInBits() + 7) / 8; in LowerCall() 878 EVT CopyVT = VA.getLocVT(); in LowerCallResult() 927 EVT RegVT = VA.getLocVT(); in LowerFormalArguments() 1072 ValToCopy = DAG.getNode(ISD::SIGN_EXTEND, DL, VA.getLocVT(), ValToCopy); in LowerReturn() 1074 ValToCopy = DAG.getNode(ISD::ZERO_EXTEND, DL, VA.getLocVT(), ValToCopy); in LowerReturn() 1077 ValToCopy = DAG.getNode(ISD::SIGN_EXTEND, DL, VA.getLocVT(), ValToCopy); in LowerReturn() 1079 ValToCopy = DAG.getNode(ISD::ANY_EXTEND, DL, VA.getLocVT(), ValToCopy); in LowerReturn() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMCallLowering.cpp | 118 assert(VA.getLocVT().getSizeInBits() <= 64 && "Unsupported location size"); in assignValueToReg() 289 uint64_t LocSize = VA.getLocVT().getFixedSizeInBits(); in assignValueToReg()
|
| H A D | ARMCallingConv.cpp | 178 assert(PendingMembers[0].getLocVT() == LocVT); in CC_ARM_AAPCS_Custom_Aggregate()
|
| H A D | ARMFastISel.cpp | 1903 if (VA.getLocVT() != MVT::f64 || in ProcessCallArgs() 1953 MVT DestVT = VA.getLocVT(); in ProcessCallArgs() 1962 MVT DestVT = VA.getLocVT(); in ProcessCallArgs() 1969 unsigned BC = fastEmit_r(ArgVT, VA.getLocVT(), ISD::BITCAST, Arg); in ProcessCallArgs() 1972 ArgVT = VA.getLocVT(); in ProcessCallArgs() 1985 assert(VA.getLocVT() == MVT::f64 && in ProcessCallArgs()
|
| H A D | ARMISelLowering.cpp | 2188 assert(!VA.needsCustom() && VA.getLocVT() == MVT::i32 && in LowerCallResult() 2196 (VA.getLocVT() == MVT::f64 || VA.getLocVT() == MVT::v2f64)) { in LowerCallResult() 2211 if (VA.getLocVT() == MVT::v2f64) { in LowerCallResult() 2231 Val = DAG.getCopyFromReg(Chain, dl, VA.getLocReg(), VA.getLocVT(), in LowerCallResult() 2250 Val = MoveToHPR(dl, DAG, VA.getLocVT(), VA.getValVT(), Val); in LowerCallResult() 2269 int Size = VA.getLocVT().getFixedSizeInBits() / 8; in computeAddrForCallArg() 2474 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall() 2477 Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall() 2480 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall() 2483 Arg = DAG.getNode(ISD::BITCAST, dl, VA.getLocVT(), Arg); in LowerCall() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 234 Val = DAG.getBitcast(VA.getLocVT(), Val); in LowerReturn() 237 Val = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Val); in LowerReturn() 240 Val = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Val); in LowerReturn() 243 Val = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Val); in LowerReturn() 251 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT())); in LowerReturn() 483 Arg = DAG.getBitcast(VA.getLocVT(), Arg); in LowerCall() 486 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall() 489 Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall() 492 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall() 503 LargestAlignSeen, Align(VA.getLocVT().getStoreSizeInBits() / 8)); in LowerCall() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 1860 VA1.getLocVT(), CCValAssign::Full)); in CC_LoongArchAssign2GRLen() 1868 VA1.getLocVT(), CCValAssign::Full)); in CC_LoongArchAssign2GRLen() 2087 if (VA.getLocVT() == MVT::i64 && VA.getValVT() == MVT::f32) in convertLocVTToValVT() 2101 EVT LocVT = VA.getLocVT(); in unpackFromRegLoc() 2134 ExtType, DL, VA.getLocVT(), Chain, FIN, in unpackFromMemLoc() 2140 EVT LocVT = VA.getLocVT(); in convertValVTToLocVT() 2148 if (VA.getLocVT() == MVT::i64 && VA.getValVT() == MVT::f32) in convertValVTToLocVT() 2606 DAG.getCopyFromReg(Chain, DL, VA.getLocReg(), VA.getLocVT(), Glue); in LowerCall() 2666 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT())); in LowerReturn()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64CallLowering.cpp | 74 : LLT(VA.getLocVT()); in getStackValueStoreTypeHack() 170 LLT LocTy(VA.getLocVT()); in assignValueToAddress() 310 MVT LocVT = VA.getLocVT(); in assignValueToAddress()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CallLowering.cpp | 694 const MVT LocVT = VA.getLocVT(); in handleAssignments() 1138 LLT LocTy{VA.getLocVT()}; in extendRegister() 1230 const MVT LocVT = VA.getLocVT(); in assignValueToReg()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | CallingConvLower.h | 130 MVT getLocVT() const { return LocVT; } in getLocVT() function
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCallLowering.cpp | 36 if (VA.getLocVT().getSizeInBits() < 32) { in extendRegisterMin32() 122 if (VA.getLocVT().getSizeInBits() < 32) { in assignValueToReg() 130 buildExtensionHint(VA, Copy.getReg(0), LLT(VA.getLocVT())); in assignValueToReg()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 1376 Value = DAG.getNode(ISD::AssertSext, DL, VA.getLocVT(), Value, in convertLocVTToValVT() 1379 Value = DAG.getNode(ISD::AssertZext, DL, VA.getLocVT(), Value, in convertLocVTToValVT() 1387 assert(VA.getLocVT() == MVT::i64); in convertLocVTToValVT() 1403 return DAG.getNode(ISD::SIGN_EXTEND, DL, VA.getLocVT(), Value); in convertValVTToLocVT() 1405 return DAG.getNode(ISD::ZERO_EXTEND, DL, VA.getLocVT(), Value); in convertValVTToLocVT() 1407 return DAG.getNode(ISD::ANY_EXTEND, DL, VA.getLocVT(), Value); in convertValVTToLocVT() 1409 assert(VA.getLocVT() == MVT::i64 || VA.getLocVT() == MVT::i128); in convertValVTToLocVT() 1414 if (VA.getValVT() == MVT::f32 && VA.getLocVT() == MVT::i64) in convertValVTToLocVT() 1416 MVT BitCastToType = VA.getValVT().isVector() && VA.getLocVT() == MVT::i64 in convertValVTToLocVT() 1418 : VA.getLocVT(); in convertValVTToLocVT() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AVR/ |
| H A D | AVRISelLowering.cpp | 1347 EVT RegVT = VA.getLocVT(); in LowerFormalArguments() 1391 EVT LocVT = VA.getLocVT(); in LowerFormalArguments() 1480 EVT RegVT = VA.getLocVT(); in LowerCall() 1678 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT())); in LowerReturn()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/ |
| H A D | PPCFastISel.cpp | 1441 MVT DestVT = VA.getLocVT(); in processCallArgs() 1453 MVT DestVT = VA.getLocVT(); in processCallArgs() 1754 MVT DestVT = VA.getLocVT(); in SelectRet()
|