Home
last modified time | relevance | path

Searched refs:align_mask (Results 1 – 25 of 42) sorted by relevance

12

/netbsd-src/external/gpl3/gdb/dist/sim/ppc/
H A Dhw_memory.c323 unsigned_word align_mask = 1; in hw_memory_instance_claim() local
324 while (align_mask < alignment && align_mask != 0) in hw_memory_instance_claim()
325 align_mask <<= 1; in hw_memory_instance_claim()
326 if (align_mask == 0) in hw_memory_instance_claim()
328 align_mask -= 1; in hw_memory_instance_claim()
332 address = ((chunk->address + align_mask) & ~align_mask); in hw_memory_instance_claim()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_ring.c76 ndw = (ndw + ring->funcs->align_mask) & ~ring->funcs->align_mask; in amdgpu_ring_alloc()
117 while (ib->length_dw & ring->funcs->align_mask) in amdgpu_ring_generic_pad_ib()
136 count = ring->funcs->align_mask + 1 - in amdgpu_ring_commit()
137 (ring->wptr & ring->funcs->align_mask); in amdgpu_ring_commit()
138 count %= ring->funcs->align_mask + 1; in amdgpu_ring_commit()
H A Damdgpu_vce_v3_0.c899 .align_mask = 0xf,
923 .align_mask = 0xf,
H A Damdgpu_uvd_v6_0.c1522 .align_mask = 0xf,
1548 .align_mask = 0xf,
1576 .align_mask = 0x3f,
H A Damdgpu_ring.h118 uint32_t align_mask; member
H A Damdgpu_vce_v2_0.c610 .align_mask = 0xf,
H A Damdgpu_sdma_v4_0.c2252 .align_mask = 0xf,
2288 .align_mask = 0xf,
2320 .align_mask = 0xf,
2352 .align_mask = 0xf,
H A Damdgpu_jpeg_v2_5.c579 .align_mask = 0xf,
H A Damdgpu_jpeg_v1_0.c544 .align_mask = 0xf,
H A Damdgpu_uvd_v4_2.c747 .align_mask = 0xf,
H A Damdgpu_jpeg_v2_0.c780 .align_mask = 0xf,
H A Damdgpu_uvd_v5_0.c856 .align_mask = 0xf,
H A Damdgpu_vcn_v2_0.c1712 .align_mask = 0xf,
1742 .align_mask = 0x3f,
H A Damdgpu_si_dma.c726 .align_mask = 0xf,
H A Damdgpu_uvd_v7_0.c1781 .align_mask = 0xf,
1813 .align_mask = 0x3f,
H A Damdgpu_vcn_v1_0.c1878 .align_mask = 0xf,
1911 .align_mask = 0x3f,
H A Damdgpu_vcn_v2_5.c1486 .align_mask = 0xf,
1585 .align_mask = 0x3f,
H A Damdgpu_sdma_v2_4.c1143 .align_mask = 0xf,
H A Damdgpu_vce_v4_0.c1076 .align_mask = 0x3f,
H A Damdgpu_cik_sdma.c1255 .align_mask = 0xf,
/netbsd-src/sys/external/bsd/drm2/dist/drm/radeon/
H A Dradeon_ring.c123 ndw = (ndw + ring->align_mask) & ~ring->align_mask; in radeon_ring_alloc()
182 while (ring->wptr & ring->align_mask) { in radeon_ring_commit()
/netbsd-src/external/gpl3/binutils.old/dist/bfd/
H A Delfxx-x86.c1451 unsigned int align_mask; in elf_x86_size_or_finish_relative_reloc() local
1464 align_mask = 0; in elf_x86_size_or_finish_relative_reloc()
1469 align_mask = 1; in elf_x86_size_or_finish_relative_reloc()
1532 if (align_mask) in elf_x86_size_or_finish_relative_reloc()
1566 if ((outrel->r_offset & align_mask) != 0) in elf_x86_size_or_finish_relative_reloc()
1574 if (align_mask == 0) in elf_x86_size_or_finish_relative_reloc()
/netbsd-src/external/gpl3/binutils/dist/bfd/
H A Delfxx-x86.c1465 unsigned int align_mask; in elf_x86_size_or_finish_relative_reloc() local
1478 align_mask = 0; in elf_x86_size_or_finish_relative_reloc()
1483 align_mask = 1; in elf_x86_size_or_finish_relative_reloc()
1546 if (align_mask) in elf_x86_size_or_finish_relative_reloc()
1601 if ((outrel->r_offset & align_mask) != 0) in elf_x86_size_or_finish_relative_reloc()
1609 if (align_mask == 0) in elf_x86_size_or_finish_relative_reloc()
/netbsd-src/external/gpl3/gcc/dist/gcc/config/tilepro/
H A Dtilepro.cc3237 int align_mask; in tilepro_saved_regs_size() local
3246 align_mask = (STACK_BOUNDARY / BITS_PER_UNIT) - 1; in tilepro_saved_regs_size()
3247 reg_save_size += (-offset_to_frame) & align_mask; in tilepro_saved_regs_size()
/netbsd-src/external/gpl3/gcc.old/dist/gcc/config/tilepro/
H A Dtilepro.c3237 int align_mask; in tilepro_saved_regs_size() local
3246 align_mask = (STACK_BOUNDARY / BITS_PER_UNIT) - 1; in tilepro_saved_regs_size()
3247 reg_save_size += (-offset_to_frame) & align_mask; in tilepro_saved_regs_size()

12