| /dflybsd-src/sys/dev/drm/amd/display/dc/inc/ |
| H A D | resource.h | 99 struct clock_source *clock_source);
104 struct clock_source *clock_source);
109 struct clock_source *clock_source);
115 struct clock_source *resource_find_used_clk_src_for_sharing(
119 struct clock_source *dc_resource_find_first_free_pll(
|
| H A D | clock_source.h | 33 struct clock_source;
162 struct clock_source *);
163 bool (*program_pix_clk)(struct clock_source *,
166 struct clock_source *,
170 struct clock_source *,
175 struct clock_source { struct
|
| H A D | core_types.h | 157 struct clock_source *dp_clock_source;
159 struct clock_source *clock_sources[MAX_CLOCK_SOURCES];
216 struct clock_source *clock_source; member
|
| H A D | link_hwss.h | 50 enum clock_source_id clock_source,
|
| /dflybsd-src/sys/dev/drm/amd/display/dc/core/ |
| H A D | dc_link_hwss.c | 57 enum clock_source_id clock_source, in dp_enable_link_phy() argument
64 struct clock_source *dp_cs = in dp_enable_link_phy()
75 if (pipes[i].clock_source != NULL && in dp_enable_link_phy()
76 pipes[i].clock_source->id != CLOCK_SOURCE_ID_DP_DTO) { in dp_enable_link_phy()
77 pipes[i].clock_source = dp_cs; in dp_enable_link_phy()
80 pipes[i].clock_source->funcs->program_pix_clk( in dp_enable_link_phy()
81 pipes[i].clock_source, in dp_enable_link_phy()
92 clock_source); in dp_enable_link_phy()
97 clock_source); in dp_enable_link_phy()
309 pipes[i].clock_source->id); in dp_retrain_link_dp_test()
|
| H A D | dc_resource.c | 271 struct clock_source *clock_source) in find_matching_clock_source() argument
277 if (pool->clock_sources[i] == clock_source) in find_matching_clock_source()
286 struct clock_source *clock_source) in resource_unreference_clock_source() argument
288 int i = find_matching_clock_source(pool, clock_source); in resource_unreference_clock_source()
293 if (pool->dp_clock_source == clock_source) in resource_unreference_clock_source()
300 struct clock_source *clock_source) in resource_reference_clock_source() argument
302 int i = find_matching_clock_source(pool, clock_source); in resource_reference_clock_source()
307 if (pool->dp_clock_source == clock_source) in resource_reference_clock_source()
314 struct clock_source *clock_source) in resource_get_clock_source_reference() argument
316 int i = find_matching_clock_source(pool, clock_source); in resource_get_clock_source_reference()
[all …]
|
| H A D | dc_link.c | 1380 pipe_ctx->clock_source->id, in enable_link_dp()
1883 pipe_ctx->clock_source->id, in enable_link_hdmi()
|
| /dflybsd-src/sys/dev/drm/amd/display/dc/dce/ |
| H A D | dce_clock_source.c | 556 struct clock_source *cs, in dce110_get_pix_clk_dividers()
610 struct clock_source *cs, in dce110_get_pll_pixel_rate_in_hz()
625 struct clock_source *cs, in dce110_get_dp_pixel_rate_from_combo_phy_pll()
639 struct clock_source *cs, in dce110_get_d_to_pixel_rate_in_hz()
672 struct clock_source *cs, in dce110_get_pix_rate_in_hz()
905 struct clock_source *clock_source, in dce110_program_pix_clk() argument
909 struct dce110_clk_src *clk_src = TO_DCE110_CLK_SRC(clock_source); in dce110_program_pix_clk()
913 if (IS_FPGA_MAXIMUS_DC(clock_source->ctx->dce_environment)) { in dce110_program_pix_clk()
931 if (clock_source->id != CLOCK_SOURCE_ID_EXTERNAL && in dce110_program_pix_clk()
933 clock_source->ctx->dce_version <= DCE_VERSION_11_0) in dce110_program_pix_clk()
[all …]
|
| H A D | dce_link_encoder.h | 211 enum clock_source_id clock_source,
220 enum clock_source_id clock_source);
226 enum clock_source_id clock_source);
|
| H A D | dce_link_encoder.c | 923 enum clock_source_id clock_source, in dce110_link_encoder_enable_tmds_output() argument
937 cntl.pll_id = clock_source; in dce110_link_encoder_enable_tmds_output()
962 enum clock_source_id clock_source) in dce110_link_encoder_enable_dp_output() argument
979 cntl.pll_id = clock_source; in dce110_link_encoder_enable_dp_output()
1001 enum clock_source_id clock_source) in dce110_link_encoder_enable_dp_mst_output() argument
1018 cntl.pll_id = clock_source; in dce110_link_encoder_enable_dp_mst_output()
|
| H A D | dce_clock_source.h | 116 struct clock_source base;
|
| H A D | dce_hwseq.c | 167 struct clock_source *clk_src, in dce_crtc_switch_to_clk_src()
|
| H A D | dce_hwseq.h | 541 struct clock_source *clk_src,
|
| /dflybsd-src/sys/dev/drm/amd/display/dc/virtual/ |
| H A D | virtual_link_encoder.c | 43 enum clock_source_id clock_source, in virtual_link_encoder_enable_tmds_output() argument
51 enum clock_source_id clock_source) {} in virtual_link_encoder_enable_dp_output() argument
56 enum clock_source_id clock_source) {} in virtual_link_encoder_enable_dp_mst_output() argument
|
| /dflybsd-src/sys/dev/drm/amd/display/dc/inc/hw/ |
| H A D | link_encoder.h | 124 enum clock_source_id clock_source,
130 enum clock_source_id clock_source);
133 enum clock_source_id clock_source);
|
| /dflybsd-src/sys/dev/drm/amd/display/dc/dcn10/ |
| H A D | dcn10_link_encoder.h | 282 enum clock_source_id clock_source,
291 enum clock_source_id clock_source);
297 enum clock_source_id clock_source);
|
| H A D | dcn10_link_encoder.c | 872 enum clock_source_id clock_source, in dcn10_link_encoder_enable_tmds_output() argument
886 cntl.pll_id = clock_source; in dcn10_link_encoder_enable_tmds_output()
911 enum clock_source_id clock_source) in dcn10_link_encoder_enable_dp_output() argument
928 cntl.pll_id = clock_source; in dcn10_link_encoder_enable_dp_output()
950 enum clock_source_id clock_source) in dcn10_link_encoder_enable_dp_mst_output() argument
967 cntl.pll_id = clock_source; in dcn10_link_encoder_enable_dp_mst_output()
|
| H A D | dcn10_resource.c | 704 struct clock_source *dcn10_clock_source_create( in dcn10_clock_source_create()
802 void dcn10_clock_source_destroy(struct clock_source **clk_src) in dcn10_clock_source_destroy()
956 pipe_ctx->clock_source->funcs->get_pix_clk_dividers( in build_pipe_hw_param()
957 pipe_ctx->clock_source, in build_pipe_hw_param()
|
| H A D | dcn10_hw_sequencer.c | 650 if (false == pipe_ctx->clock_source->funcs->program_pix_clk( in dcn10_enable_stream_timing()
651 pipe_ctx->clock_source, in dcn10_enable_stream_timing()
1120 struct clock_source *old_clk = pipe_ctx_old->clock_source; in reset_hw_ctx_wrap()
|
| /dflybsd-src/sys/dev/drm/amd/display/dc/dce112/ |
| H A D | dce112_resource.c | 631 struct clock_source *dce112_clock_source_create( in dce112_clock_source_create()
655 void dce112_clock_source_destroy(struct clock_source **clk_src) in dce112_clock_source_destroy()
724 static struct clock_source *find_matching_pll( in find_matching_pll()
852 pipe_ctx->clock_source = in resource_map_phy_clock_resources()
855 pipe_ctx->clock_source = find_matching_pll( in resource_map_phy_clock_resources()
859 if (pipe_ctx->clock_source == NULL) in resource_map_phy_clock_resources()
865 pipe_ctx->clock_source); in resource_map_phy_clock_resources()
|
| /dflybsd-src/sys/dev/drm/amd/display/dc/dce110/ |
| H A D | dce110_resource.c | 626 struct clock_source *dce110_clock_source_create( in dce110_clock_source_create()
650 void dce110_clock_source_destroy(struct clock_source **clk_src) in dce110_clock_source_destroy()
766 pipe_ctx->clock_source->funcs->get_pix_clk_dividers( in dce110_resource_build_pipe_hw_param()
767 pipe_ctx->clock_source, in dce110_resource_build_pipe_hw_param()
|
| H A D | dce110_hw_sequencer.c | 1322 if (false == pipe_ctx->clock_source->funcs->program_pix_clk( in dce110_enable_stream_timing()
1323 pipe_ctx->clock_source, in dce110_enable_stream_timing()
1917 struct clock_source *old_clk = pipe_ctx_old->clock_source; in dce110_reset_hw_ctx_wrap()
2056 if (pipe_ctx_old->clock_source != pipe_ctx->clock_source) in dce110_apply_ctx_to_hw()
2058 pipe_ctx->clock_source, i); in dce110_apply_ctx_to_hw()
|
| /dflybsd-src/sys/dev/drm/amd/display/dc/dce100/ |
| H A D | dce100_resource.c | 612 struct clock_source *dce100_clock_source_create( in dce100_clock_source_create()
636 void dce100_clock_source_destroy(struct clock_source **clk_src) in dce100_clock_source_destroy()
|
| /dflybsd-src/sys/dev/drm/amd/display/dc/dce120/ |
| H A D | dce120_resource.c | 415 struct clock_source *dce120_clock_source_create( in dce120_clock_source_create()
439 void dce120_clock_source_destroy(struct clock_source **clk_src) in dce120_clock_source_destroy()
|
| /dflybsd-src/sys/dev/drm/amd/display/dc/dce80/ |
| H A D | dce80_resource.c | 629 struct clock_source *dce80_clock_source_create( in dce80_clock_source_create()
653 void dce80_clock_source_destroy(struct clock_source **clk_src) in dce80_clock_source_destroy()
|