Home
last modified time | relevance | path

Searched defs:parent_rate (Results 1 – 25 of 25) sorted by relevance

/netbsd-src/sys/arch/arm/amlogic/
H A Dmeson_clk_pll.c46 uint64_t parent_rate, rate; in meson_clk_pll_get_rate() local
104 uint64_t parent_rate, tmp; in meson_clk_pll_set_rate() local
H A Dmeson_clk_mpll.c47 uint64_t parent_rate, sdm, n2; in meson_clk_mpll_get_rate() local
H A Dmeson_clk_div.c85 int parent_rate; in meson_clk_div_set_rate() local
H A Dmeson8b_clkc.c116 const u_int parent_rate = clk_get_rate(clkp_parent); in meson8b_clkc_pll_sys_set_rate() local
H A Dmesongx_mmc.c482 const u_int parent_rate = clk_get_rate(sc->sc_clk_clkin[sel]); in mesongx_mmc_set_clock() local
/netbsd-src/sys/arch/arm/ti/
H A Dti_dpll_clock.c226 uint64_t parent_rate; in ti_dpll_clock_get_rate() local
254 uint64_t parent_rate; in am3_dpll_clock_set_rate() local
296 uint64_t parent_rate; in omap3_dpll_clock_set_rate() local
336 uint64_t parent_rate; in omap3_dpll_core_clock_get_rate() local
H A Dti_div_clock.c158 uint64_t parent_rate; in ti_div_clock_get_rate() local
/netbsd-src/sys/arch/arm/sunxi/
H A Dsunxi_twi.c85 sunxi_twi_calc_rate(u_int parent_rate, u_int n, u_int m) in sunxi_twi_calc_rate()
91 sunxi_twi_set_clock(struct gttwsi_softc *sc, u_int parent_rate, u_int rate) in sunxi_twi_set_clock()
H A Dsunxi_ccu_fractional.c110 u_int parent_rate, best_rate, best_m; in sunxi_ccu_fractional_set_rate() local
189 u_int parent_rate, best_rate; in sunxi_ccu_fractional_round_rate() local
H A Dsunxi_ccu_display.c105 int parent_rate, best_parent_rate = 0; in sunxi_ccu_lcdxch1_set_rate() local
H A Dsunxi_ccu_nm.c107 u_int parent_rate, best_rate, best_n, best_m, best_parent; in sunxi_ccu_nm_set_rate() local
H A Dsunxi_ccu_div.c139 int parent_rate; in sunxi_ccu_div_set_rate() local
H A Dsunxi_hdmiphy.c374 const u_int parent_rate = clk_get_rate(sc->sc_clk_pll0); in sunxi_hdmiphy_set_rate() local
H A Dsunxi_rtc.c525 u_int parent_rate = clk_get_rate(sc->sc_parent_clk); in sunxi_rtc_clk_get_rate() local
H A Dsunxi_hdmi.c848 int parent_rate; in sunxi_hdmi_set_videomode() local
/netbsd-src/sys/arch/arm/rockchip/
H A Drk_cru_arm.c96 const u_int parent_rate = arm_rate->rate / arm_rate->div; in rk_cru_arm_set_rate_rates() local
/netbsd-src/sys/arch/arm/nvidia/
H A Dtegra124_car.c1216 const u_int parent_rate = tegra124_car_clock_get_rate(sc, clk_parent); in tegra124_car_clock_get_rate_fixed_div() local
1244 const u_int parent_rate = tegra124_car_clock_get_rate(sc, clk_parent); in tegra124_car_clock_get_rate_div() local
1294 const u_int parent_rate = tegra124_car_clock_get_rate(sc, clk_parent); in tegra124_car_clock_set_rate_div() local
H A Dtegra210_car.c1322 const u_int parent_rate = tegra210_car_clock_get_rate(sc, clk_parent); in tegra210_car_clock_get_rate_fixed_div() local
1340 const u_int parent_rate = tegra210_car_clock_get_rate(sc, clk_parent); in tegra210_car_clock_get_rate_div() local
1398 const u_int parent_rate = tegra210_car_clock_get_rate(sc, clk_parent); in tegra210_car_clock_set_rate_div() local
H A Dtegra_drm_mode.c638 const u_int parent_rate = clk_get_rate(tegra_crtc->clk_parent); in tegra_crtc_mode_set() local
/netbsd-src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/clk/
H A Dgk20a.h122 u32 parent_rate; member
H A Dnouveau_nvkm_subdev_clk_gm20b.c496 u32 parent_rate = clk->base.parent_rate / KHZ; in gm20b_dvfs_calc_safe_pll() local
/netbsd-src/sys/arch/arm/samsung/
H A Dexynos5410_clock.c655 const u_int parent_rate = exynos5410_clock_get_rate(sc, clk_parent); in exynos5410_clock_get_rate_div() local
675 const u_int parent_rate = exynos5410_clock_get_rate(sc, clk_parent); in exynos5410_clock_set_rate_div() local
H A Dexynos5422_clock.c832 const u_int parent_rate = exynos5422_clock_get_rate(sc, clk_parent); in exynos5422_clock_get_rate_div() local
852 const u_int parent_rate = exynos5422_clock_get_rate(sc, clk_parent); in exynos5422_clock_set_rate_div() local
/netbsd-src/sys/arch/arm/altera/
H A Dcycv_clkmgr.c457 uint32_t parent_rate = 0; in cycv_clkmgr_clock_get_rate() local
/netbsd-src/sys/arch/riscv/starfive/
H A Djh7100_clkc.c352 u_int parent_rate = clk_get_rate(clk_parent); jh7100_clkc_div_set_rate() local