/llvm-project/llvm/unittests/Transforms/Vectorize/ |
H A D | VPlanVerifierTest.cpp | 20 VPInstruction *UseI = new VPInstruction(Instruction::Sub, {DefI}); TEST() local 45 VPInstruction *UseI = new VPInstruction(Instruction::Sub, {DefI}); TEST() local
|
/llvm-project/llvm/lib/CodeGen/ |
H A D | MIRCanonicalizerPass.cpp | 230 MachineBasicBlock::iterator UseI = BBE; in rescheduleCanonically() local 266 auto UseI = llvm::find_if(MBB->instrs(), [&](MachineInstr &MI) -> bool { in rescheduleCanonically() local
|
H A D | MachineCopyPropagation.cpp | 555 isBackwardPropagatableRegClassCopy(const MachineInstr & Copy,const MachineInstr & UseI,unsigned UseIdx) isBackwardPropagatableRegClassCopy() argument 573 isForwardableRegClassCopy(const MachineInstr & Copy,const MachineInstr & UseI,unsigned UseIdx) isForwardableRegClassCopy() argument [all...] |
H A D | SplitKit.cpp | 209 UseI = UseSlots.begin(); in calcLiveBlockInfo() local
|
/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | R600EmitClauseMarkers.cpp | 195 for (MachineBasicBlock::iterator UseI = Def; UseI != BBEnd; ++UseI) { canClauseLocalKillFitInClause() local
|
H A D | AMDGPUSubtarget.cpp | 866 MachineInstr *UseI = Use->getInstr(); adjustSchedDependency() local
|
H A D | GCNSchedStrategy.cpp | 1388 MachineInstr *UseI = &*DAG.MRI.use_instr_nodbg_begin(Reg); collectRematerializableInstructions() local
|
/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64StackTaggingPreRA.cpp | 276 for (auto &UseI : MRI->use_instructions(UseReg)) { findFirstSlotCandidate() local [all...] |
/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonSplitDouble.cpp | 253 MachineInstr *UseI = Op.getParent(); in partitionRegisters() local 436 MachineInstr *UseI = U->getParent(); in isProfitable() local 546 const MachineInstr *UseI in collectIndRegsForLoop() local [all...] |
H A D | HexagonGenPredicate.cpp | 238 MachineInstr *UseI = I->getParent(); in processPredicateGPR() local
|
H A D | HexagonBitSimplify.cpp | 1004 const MachineInstr *UseI = MO.getParent(); in isDead() local 1248 MachineInstr &UseI = *I->getParent(); in computeUsedBits() local 3151 const MachineInstr *UseI = MO.getParent(); processLoop() local 3204 MachineInstr *UseI = UI->getParent(); processLoop() local [all...] |
H A D | HexagonLoopIdiomRecognition.cpp | 1192 classifyInst(Instruction * UseI,ValueSeq & Early,ValueSeq & Late) classifyInst() argument 2339 Instruction *UseI = dyn_cast<Instruction>(K); coverLoop() local [all...] |
H A D | BitTracker.cpp | 1104 MachineInstr &UseI = *UseQ.front(); in runUseQueue() local
|
/llvm-project/clang/lib/Driver/ToolChains/ |
H A D | BareMetal.cpp | 80 bool UseI = (Arch == "rv32i") || (Arch == "rv32ic"); // ic => i in findRISCVMultilibs() local
|
/llvm-project/llvm/lib/Target/X86/ |
H A D | X86CmovConversion.cpp | 342 [&](MachineInstr &UseI) { in collectCmovCandidates() argument
|
/llvm-project/llvm/lib/Target/WebAssembly/ |
H A D | WebAssemblyRegStackify.cpp | 318 assert(UseI->getParent() == Insert->getParent()); in isSafeToMove() local
|
/llvm-project/llvm/lib/Transforms/Utils/ |
H A D | SimplifyIndVar.cpp | 1091 getPostIncRangeInfo(Value * Def,Instruction * UseI) getPostIncRangeInfo() argument 1102 updatePostIncRangeInfo(Value * Def,Instruction * UseI,ConstantRange R) updatePostIncRangeInfo() argument
|
/llvm-project/llvm/lib/Analysis/ |
H A D | LazyValueInfo.cpp | 2025 if (auto *UseI = dyn_cast<Instruction>(U)) emitInstructionAnnot() local
|
/llvm-project/llvm/lib/Transforms/Scalar/ |
H A D | LoopStrengthReduce.cpp | 3347 auto UseI = find(Inc.UserInst->operands(), Inc.IVOperand); FinalizeChain() local 3528 User::op_iterator UseI = CollectFixupsAndInitialFormulae() local
|