/llvm-project/llvm/lib/Target/SPIRV/ |
H A D | SPIRVInstrInfo.cpp | 251 auto SrcOp = I->getOperand(1); copyPhysReg() local
|
/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
H A D | MachineIRBuilder.h | 142 class SrcOp { in SrcOp() function 141 SrcOp(Register R) : Reg(R), Ty(SrcType::Ty_Reg) {} SrcOp() function 143 SrcOp(const MachineInstrBuilder &MIB) : SrcMIB(MIB), Ty(SrcType::Ty_MIB) {} SrcOp() function 144 SrcOp(const CmpInst::Predicate P) : Pred(P), Ty(SrcType::Ty_Predicate) {} SrcOp() function 150 SrcOp(uint64_t V) : Imm(V), Ty(SrcType::Ty_Imm) {} SrcOp() function 151 SrcOp(int64_t V) : Imm(V), Ty(SrcType::Ty_Imm) {} SrcOp() function [all...] |
H A D | LegalizationArtifactCombiner.h | 1124 unsigned SrcOp = SrcDef->getOpcode(); tryCombineUnmergeValues() local
|
/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonRDFOpt.cpp | 144 const MachineOperand &SrcOp = MI->getOperand(1); in INITIALIZE_PASS_DEPENDENCY() local
|
H A D | HexagonExpandCondsets.cpp | 644 MachineInstr *MI = SrcOp.getParent(); in genCondTfrFor() argument [all...] |
H A D | HexagonFrameLowering.cpp | 2409 MachineOperand &SrcOp = SI.getOperand(2); optimizeSpillSlots() local
|
H A D | HexagonBitSimplify.cpp | 2571 const MachineOperand &SrcOp = MI->getOperand(1); in simplifyExtractLow() local
|
H A D | HexagonInstrInfo.cpp | 1209 const MachineOperand &SrcOp = MI.getOperand(2); expandPostRAPseudo() local
|
H A D | HexagonISelDAGToDAGHVX.cpp | 1352 M -= SrcOp * HwLen; in packs() local
|
/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineNegator.cpp | 248 Value *SrcOp = I->getOperand(0); visitImpl() local
|
H A D | InstCombineCasts.cpp | 1172 if (auto *SrcOp = dyn_cast<Instruction>(Src)) visitZExt() local 2032 Value *SrcOp = CI.getPointerOperand(); visitPtrToInt() local
|
/llvm-project/llvm/utils/TableGen/Common/ |
H A D | CodeGenInstruction.cpp | 357 std::pair<unsigned, unsigned> SrcOp = (FirstIsDest ? RHSOp : LHSOp); ParseConstraint() local
|
/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64SelectionDAGInfo.cpp | 78 auto *SrcOp = EmitMOPS() local
|
/llvm-project/llvm/lib/CodeGen/ |
H A D | MachineVerifier.cpp | 1517 const MachineOperand &SrcOp = MI->getOperand(1); verifyPreISelGenericInstruction() local 1539 const MachineOperand &SrcOp = MI->getOperand(2); verifyPreISelGenericInstruction() local 1690 const MachineOperand &SrcOp = MI->getOperand(1); verifyPreISelGenericInstruction() local 2167 const MachineOperand &SrcOp = MI->getOperand(1); visitMachineInstrBefore() local [all...] |
H A D | InlineSpiller.cpp | 259 if (DstOp.getSubReg() != SrcOp.getSubReg()) in isCopyOf() local 289 SnipReg = SrcOp.getReg(); in isCopyOfBundle() local
|
H A D | MachineScheduler.cpp | 2086 const MachineOperand &SrcOp = Copy->getOperand(1); constrainLocalCopy() local
|
/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SILowerControlFlow.cpp | 586 for (const auto &SrcOp : Def->explicit_operands()) findMaskOperands() local
|
H A D | SIFoldOperands.cpp | 877 const auto &SrcOp = UseMI->getOperand(UseOpIdx); foldOperand() local 1489 auto &SrcOp = InstToErase->getOperand(1); tryFoldFoldableCopy() local
|
H A D | SIInstrInfo.cpp | 2190 const MachineOperand &SrcOp = MI.getOperand(1); expandPostRAPseudo() local 2253 const MachineOperand &SrcOp = MI.getOperand(1); expandPostRAPseudo() local 2677 const MachineOperand &SrcOp = MI.getOperand(I); expandMovDPP64() local 5327 const MachineOperand &SrcOp = MI.getOperand(1); verifyInstruction() local 9652 const MachineOperand &SrcOp = MI.getOperand(I); getInstructionUniformity() local 9812 MachineOperand *SrcOp = &Def->getOperand(1); optimizeCompareInstr() local [all...] |
H A D | AMDGPULegalizerInfo.cpp | 6225 MachineOperand &SrcOp = MI.getOperand(ArgOffset + I); packImage16bitOpsToDwords() local 6282 MachineOperand &SrcOp = MI.getOperand(DimIdx + I); convertImageAddrToPacked() local 6297 MachineOperand &SrcOp = MI.getOperand(DimIdx + I); convertImageAddrToPacked() local 6455 MachineOperand &SrcOp = MI.getOperand(ArgOffset + I); legalizeImageIntrinsic() local [all...] |
H A D | AMDGPURegisterBankInfo.cpp | 3528 const MachineOperand &SrcOp = MI.getOperand(i); getDefaultMappingSOP() local
|
/llvm-project/llvm/lib/Linker/ |
H A D | IRMover.cpp | 1293 MDNode *SrcOp = SrcModFlags->getOperand(I); linkModuleFlagsMetadata() local [all...] |
/llvm-project/llvm/tools/llvm-c-test/ |
H A D | echo.cpp | 550 LLVMValueRef SrcOp = LLVMGetOperand(Src, 0); CloneInstruction() local
|
/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeDAG.cpp | 1773 EmitStackConvert(SDValue SrcOp,EVT SlotVT,EVT DestVT,const SDLoc & dl) EmitStackConvert() argument 1778 EmitStackConvert(SDValue SrcOp,EVT SlotVT,EVT DestVT,const SDLoc & dl,SDValue Chain) EmitStackConvert() argument [all...] |
/llvm-project/llvm/lib/CodeGen/LiveDebugValues/ |
H A D | InstrRefBasedImpl.cpp | 896 ResolvedDbgOp SrcOp(Src); transferMlocs() local
|