Home
last modified time | relevance | path

Searched defs:Ins (Results 1 – 25 of 71) sorted by relevance

123

/llvm-project/llvm/lib/Target/Mips/
H A DMipsCCState.h131 void PreAnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in PreAnalyzeFormalArguments() argument
139 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments() argument
151 void PreAnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins, in PreAnalyzeCallResult() argument
161 AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> & Ins,CCAssignFn Fn,const Type * RetTy,const char * Func) AnalyzeCallResult() argument
[all...]
H A DMipsCCState.cpp87 const SmallVectorImpl<ISD::InputArg> &Ins, in PreAnalyzeCallResultForF128() argument
112 for (unsigned i = 0; i < Ins.size(); ++i) { in PreAnalyzeCallResultForVectorFloat() argument
181 PreAnalyzeFormalArgumentsForF128(const SmallVectorImpl<ISD::InputArg> & Ins) PreAnalyzeFormalArgumentsForF128() argument
H A DMipsCallLowering.cpp386 SmallVector<ISD::InputArg, 8> Ins; in lowerFormalArguments() local
556 SmallVector<ISD::InputArg, 8> Ins; in lowerCall() local
/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCCCState.cpp27 PreAnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> & Ins) PreAnalyzeFormalArguments() argument
H A DPPCCCState.h50 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments()
/llvm-project/llvm/lib/CodeGen/
H A DCallingConvLower.cpp85 CCState::AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments() argument
162 void CCState::AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeCallResult() argument
264 const SmallVectorImpl<ISD::InputArg> &Ins, in resultsCompatible() argument
[all...]
/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp447 AnalyzeVarArgs(CCState & State,const SmallVectorImpl<ISD::InputArg> & Ins) AnalyzeVarArgs() argument
551 AnalyzeRetResult(CCState & State,const SmallVectorImpl<ISD::InputArg> & Ins) AnalyzeRetResult() argument
569 LowerFormalArguments(SDValue Chain,CallingConv::ID CallConv,bool isVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & dl,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerFormalArguments() argument
592 SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins; LowerCall() local
620 LowerCCCArguments(SDValue Chain,CallingConv::ID CallConv,bool isVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & dl,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerCCCArguments() argument
809 LowerCCCCallTo(SDValue Chain,SDValue Callee,CallingConv::ID CallConv,bool isVarArg,bool isTailCall,const SmallVectorImpl<ISD::OutputArg> & Outs,const SmallVectorImpl<SDValue> & OutVals,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & dl,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerCCCCallTo() argument
936 LowerCallResult(SDValue Chain,SDValue InGlue,CallingConv::ID CallConv,bool isVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & dl,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerCallResult() argument
[all...]
/llvm-project/llvm/lib/Target/ARC/
H A DARCISelLowering.cpp269 SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins; in LowerCall() local
471 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl, in LowerFormalArguments() argument
486 const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl, SelectionDAG &DAG, in LowerCallArguments() argument
/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.cpp396 LowerFormalArguments(SDValue Chain,CallingConv::ID CallConv,bool IsVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & DL,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerFormalArguments() argument
413 SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins; LowerCall() local
437 LowerCCCArguments(SDValue Chain,CallingConv::ID CallConv,bool IsVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & DL,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerCCCArguments() argument
607 LowerCCCCallTo(SDValue Chain,SDValue Callee,CallingConv::ID CallConv,bool IsVarArg,bool,const SmallVectorImpl<ISD::OutputArg> & Outs,const SmallVectorImpl<SDValue> & OutVals,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & DL,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerCCCCallTo() argument
779 LowerCallResult(SDValue Chain,SDValue InGlue,CallingConv::ID CallConv,bool IsVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & DL,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerCallResult() argument
[all...]
/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelLowering.cpp327 LowerFormalArguments(SDValue Chain,CallingConv::ID CallConv,bool IsVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & DL,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerFormalArguments() argument
410 auto &Ins = CLI.Ins; LowerCall() local
585 LowerCallResult(SDValue Chain,SDValue InGlue,CallingConv::ID CallConv,bool IsVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & DL,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerCallResult() argument
[all...]
/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZCallingConv.h51 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments() argument
/llvm-project/llvm/lib/Target/ARM/
H A DMVETailPredication.cpp441 Value *Start = Expander.expandCodeFor(StartSCEV, StartSCEV->getType(), Ins); in TryConvertActiveLaneMask() local
/llvm-project/llvm/lib/Target/Xtensa/
H A DXtensaISelLowering.cpp198 LowerFormalArguments(SDValue Chain,CallingConv::ID CallConv,bool IsVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & DL,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerFormalArguments() argument
293 SmallVector<ISD::InputArg, 32> &Ins = CLI.Ins; LowerCall() local
/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLoweringCall.cpp1095 LowerCallResult(SDValue Chain,SDValue InGlue,CallingConv::ID CallConv,bool isVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & dl,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals,uint32_t * RegMask) const LowerCallResult() argument
1294 LowerMemArgument(SDValue Chain,CallingConv::ID CallConv,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & dl,SelectionDAG & DAG,const CCValAssign & VA,MachineFrameInfo & MFI,unsigned i) const LowerMemArgument() argument
1672 LowerFormalArguments(SDValue Chain,CallingConv::ID CallConv,bool IsVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & dl,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerFormalArguments() argument
1998 SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins; LowerCall() local
2736 const SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins; IsEligibleForTailCallOptimization() local
[all...]
/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonCommonGEP.cpp568 (void)Ins; in common() local
597 (void)Ins; in common() local
1239 ValueVect Ins; removeDeadCode() local
/llvm-project/llvm/include/llvm/Transforms/Utils/
H A DSSAUpdaterImpl.h86 SSAUpdaterImpl(UpdaterT * U,AvailableValsTy * A,SmallVectorImpl<PhiT * > * Ins) SSAUpdaterImpl() argument
/llvm-project/llvm/lib/TableGen/
H A DTGParser.h134 bool Ins = Vars.try_emplace(std::string(Name), I).second; in addVar() local
/llvm-project/llvm/lib/Target/XCore/
H A DXCoreISelLowering.cpp946 SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins; in LowerCall() local
1020 LowerCCCCallTo(SDValue Chain,SDValue Callee,CallingConv::ID CallConv,bool isVarArg,bool isTailCall,const SmallVectorImpl<ISD::OutputArg> & Outs,const SmallVectorImpl<SDValue> & OutVals,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & dl,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerCCCCallTo() argument
1150 LowerFormalArguments(SDValue Chain,CallingConv::ID CallConv,bool isVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & dl,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerFormalArguments() argument
1169 LowerCCCArguments(SDValue Chain,CallingConv::ID CallConv,bool isVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & dl,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerCCCArguments() argument
[all...]
/llvm-project/llvm/utils/TableGen/Common/GlobalISel/
H A DPatternParser.cpp344 const DagInit *Ins = Def->getValueAsDag("InOperands"); parsePatFragImpl() local
/llvm-project/clang/tools/clang-import-test/
H A Dclang-import-test.cpp164 auto Ins = std::make_unique<CompilerInstance>(); BuildCompilerInstance() local
[all...]
/llvm-project/llvm/include/llvm/CodeGen/
H A DFastISel.h97 SmallVector<ISD::InputArg, 4> Ins; member
H A DCallingConvLower.h266 void AnalyzeArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeArguments() argument
/llvm-project/llvm/lib/Target/M68k/
H A DM68kISelLowering.cpp248 argsAreStructReturn(const SmallVectorImpl<ISD::InputArg> &Ins) { in argsAreStructReturn() argument
431 const SmallVectorImpl<ISD::InputArg> &Ins, in LowerMemArgument() argument
526 SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins; in LowerCall() local
885 LowerCallResult(SDValue Chain,SDValue InGlue,CallingConv::ID CallConv,bool IsVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & DL,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerCallResult() argument
920 LowerFormalArguments(SDValue Chain,CallingConv::ID CCID,bool IsVarArg,const SmallVectorImpl<ISD::InputArg> & Ins,const SDLoc & DL,SelectionDAG & DAG,SmallVectorImpl<SDValue> & InVals) const LowerFormalArguments() argument
1228 IsEligibleForTailCallOptimization(SDValue Callee,CallingConv::ID CalleeCC,bool IsVarArg,bool IsCalleeStructRet,bool IsCallerStructRet,Type * RetTy,const SmallVectorImpl<ISD::OutputArg> & Outs,const SmallVectorImpl<SDValue> & OutVals,const SmallVectorImpl<ISD::InputArg> & Ins,SelectionDAG & DAG) const IsEligibleForTailCallOptimization() argument
[all...]
/llvm-project/clang-tools-extra/include-cleaner/lib/
H A DHTMLReport.cpp244 for (const auto &Ins : Insertion) { write() local
/llvm-project/llvm/lib/Target/WebAssembly/AsmParser/
H A DWebAssemblyAsmParser.cpp312 pop(StringRef Ins,NestingType NT1,NestingType NT2=Undefined) pop() argument
326 popAndPushWithSameSignature(StringRef Ins,NestingType PopNT,NestingType PushNT) popAndPushWithSameSignature() argument

123