Home
last modified time | relevance | path

Searched defs:CSR_WRITE_4 (Results 1 – 25 of 35) sorted by relevance

12

/dflybsd-src/sys/dev/powermng/memtemp/
H A Dmemtemp_core.c131 CSR_WRITE_4(struct memtemp_core_softc *sc, int ofs, uint32_t val) in CSR_WRITE_4() function
/dflybsd-src/sys/dev/misc/coremctl/
H A Dcoremctl.c73 #define CSR_WRITE_4(sc, ofs, val) \ macro
/dflybsd-src/sys/dev/netif/fxp/
H A Dif_fxpvar.h155 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/tx/
H A Dif_txvar.h106 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/vge/
H A Dif_vgevar.h136 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/et/
H A Dif_etvar.h64 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/age/
H A Dif_agevar.h229 #define CSR_WRITE_4(_sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/ale/
H A Dif_alevar.h229 #define CSR_WRITE_4(_sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/jme/
H A Dif_jmevar.h308 #define CSR_WRITE_4(_sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/re/
H A Dif_revar.h223 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/alc/
H A Dif_alcvar.h258 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/stge/
H A Dif_stgereg.h98 #define CSR_WRITE_4(_sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/wb/
H A Dif_wbreg.h386 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/rl/
H A Dif_rlreg.h393 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/bge/
H A Dif_bgevar.h74 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/pcn/
H A Dif_pcnreg.h446 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/my/
H A Dif_myreg.h380 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/sis/
H A Dif_sisreg.h461 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/tl/
H A Dif_tlreg.h491 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/ste/
H A Dif_stereg.h433 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/vr/
H A Dif_vrreg.h483 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/bnx/
H A Dif_bnxvar.h74 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/lge/
H A Dif_lgereg.h544 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/netif/wi/
H A Dif_wireg.h105 #define CSR_WRITE_4(sc, reg, val) \ macro
/dflybsd-src/sys/dev/video/cxm/
H A Dcxm.h292 #define CSR_WRITE_4(sc, reg, val) \ macro

12