Home
last modified time | relevance | path

Searched refs:native_mode (Results 1 – 13 of 13) sorted by relevance

/openbsd-src/sys/dev/pci/drm/amd/amdgpu/
H A Damdgpu_encoders.c168 struct drm_display_mode *native_mode = &amdgpu_encoder->native_mode; in amdgpu_panel_mode_fixup() local
169 unsigned int hblank = native_mode->htotal - native_mode->hdisplay; in amdgpu_panel_mode_fixup()
170 unsigned int vblank = native_mode->vtotal - native_mode->vdisplay; in amdgpu_panel_mode_fixup()
171 unsigned int hover = native_mode->hsync_start - native_mode->hdisplay; in amdgpu_panel_mode_fixup()
172 unsigned int vover = native_mode->vsync_start - native_mode->vdisplay; in amdgpu_panel_mode_fixup()
173 unsigned int hsync_width = native_mode->hsync_end - native_mode->hsync_start; in amdgpu_panel_mode_fixup()
174 unsigned int vsync_width = native_mode->vsync_end - native_mode->vsync_start; in amdgpu_panel_mode_fixup()
176 adjusted_mode->clock = native_mode->clock; in amdgpu_panel_mode_fixup()
177 adjusted_mode->flags = native_mode->flags; in amdgpu_panel_mode_fixup()
179 adjusted_mode->hdisplay = native_mode->hdisplay; in amdgpu_panel_mode_fixup()
[all …]
H A Damdgpu_connectors.c375 amdgpu_encoder->native_mode = *preferred_mode; in amdgpu_get_native_mode()
377 amdgpu_encoder->native_mode.clock = 0; in amdgpu_get_native_mode()
387 struct drm_display_mode *native_mode = &amdgpu_encoder->native_mode; in amdgpu_connector_lcd_native_mode() local
389 if (native_mode->hdisplay != 0 && in amdgpu_connector_lcd_native_mode()
390 native_mode->vdisplay != 0 && in amdgpu_connector_lcd_native_mode()
391 native_mode->clock != 0) { in amdgpu_connector_lcd_native_mode()
392 mode = drm_mode_duplicate(dev, native_mode); in amdgpu_connector_lcd_native_mode()
400 } else if (native_mode->hdisplay != 0 && in amdgpu_connector_lcd_native_mode()
401 native_mode->vdisplay != 0) { in amdgpu_connector_lcd_native_mode()
409 mode = drm_cvt_mode(dev, native_mode->hdisplay, native_mode->vdisplay, 60, true, false, false); in amdgpu_connector_lcd_native_mode()
[all …]
H A Damdgpu_atombios_encoders.c1988 lvds->native_mode.clock = in amdgpu_atombios_encoder_get_lcd_info()
1990 lvds->native_mode.hdisplay = in amdgpu_atombios_encoder_get_lcd_info()
1992 lvds->native_mode.vdisplay = in amdgpu_atombios_encoder_get_lcd_info()
1994 lvds->native_mode.htotal = lvds->native_mode.hdisplay + in amdgpu_atombios_encoder_get_lcd_info()
1996 lvds->native_mode.hsync_start = lvds->native_mode.hdisplay + in amdgpu_atombios_encoder_get_lcd_info()
1998 lvds->native_mode.hsync_end = lvds->native_mode.hsync_start + in amdgpu_atombios_encoder_get_lcd_info()
2000 lvds->native_mode in amdgpu_atombios_encoder_get_lcd_info()
[all...]
H A Damdgpu_mode.h389 struct drm_display_mode native_mode; member
435 struct drm_display_mode native_mode; member
455 struct drm_display_mode native_mode; member
H A Damdgpu_display.c1426 else if (mode->hdisplay < amdgpu_encoder->native_mode.hdisplay || in amdgpu_display_crtc_scaling_mode_fixup()
1427 mode->vdisplay < amdgpu_encoder->native_mode.vdisplay) in amdgpu_display_crtc_scaling_mode_fixup()
1432 memcpy(&amdgpu_crtc->native_mode, in amdgpu_display_crtc_scaling_mode_fixup()
1433 &amdgpu_encoder->native_mode, in amdgpu_display_crtc_scaling_mode_fixup()
1436 dst_v = amdgpu_crtc->native_mode.vdisplay; in amdgpu_display_crtc_scaling_mode_fixup()
1438 dst_h = amdgpu_crtc->native_mode.hdisplay; in amdgpu_display_crtc_scaling_mode_fixup()
/openbsd-src/sys/dev/pci/drm/radeon/
H A Dradeon_encoders.c325 struct drm_display_mode *native_mode = &radeon_encoder->native_mode; in radeon_panel_mode_fixup() local
326 unsigned int hblank = native_mode->htotal - native_mode->hdisplay; in radeon_panel_mode_fixup()
327 unsigned int vblank = native_mode->vtotal - native_mode->vdisplay; in radeon_panel_mode_fixup()
328 unsigned int hover = native_mode->hsync_start - native_mode->hdisplay; in radeon_panel_mode_fixup()
329 unsigned int vover = native_mode->vsync_start - native_mode in radeon_panel_mode_fixup()
[all...]
H A Dradeon_connectors.c380 radeon_encoder->native_mode = *preferred_mode; in radeon_get_native_mode()
382 radeon_encoder->native_mode.clock = 0; in radeon_get_native_mode()
446 struct drm_display_mode *native_mode = &radeon_encoder->native_mode; in radeon_fp_native_mode() local
448 if (native_mode->hdisplay != 0 && in radeon_fp_native_mode()
449 native_mode->vdisplay != 0 && in radeon_fp_native_mode()
450 native_mode->clock != 0) { in radeon_fp_native_mode()
451 mode = drm_mode_duplicate(dev, native_mode); in radeon_fp_native_mode()
458 } else if (native_mode->hdisplay != 0 && in radeon_fp_native_mode()
459 native_mode->vdisplay != 0) { in radeon_fp_native_mode()
467 mode = drm_cvt_mode(dev, native_mode->hdisplay, native_mode->vdisplay, 60, true, false, false); in radeon_fp_native_mode()
[all …]
H A Dradeon_legacy_crtc.c66 struct drm_display_mode *native_mode = &radeon_crtc->native_mode; in radeon_legacy_rmx_mode_set() local
113 if (native_mode->hdisplay == 0 || in radeon_legacy_rmx_mode_set()
114 native_mode->vdisplay == 0) { in radeon_legacy_rmx_mode_set()
118 if (xres > native_mode->hdisplay) in radeon_legacy_rmx_mode_set()
119 xres = native_mode->hdisplay; in radeon_legacy_rmx_mode_set()
120 if (yres > native_mode->vdisplay) in radeon_legacy_rmx_mode_set()
121 yres = native_mode->vdisplay; in radeon_legacy_rmx_mode_set()
123 if (xres == native_mode->hdisplay) in radeon_legacy_rmx_mode_set()
125 if (yres == native_mode->vdisplay) in radeon_legacy_rmx_mode_set()
137 / native_mode->hdisplay + 1; in radeon_legacy_rmx_mode_set()
[all …]
H A Dradeon_combios.c1134 lvds->native_mode.vdisplay = in radeon_legacy_get_lvds_info_from_regs()
1138 lvds->native_mode.vdisplay = in radeon_legacy_get_lvds_info_from_regs()
1142 lvds->native_mode.hdisplay = in radeon_legacy_get_lvds_info_from_regs()
1146 lvds->native_mode.hdisplay = in radeon_legacy_get_lvds_info_from_regs()
1149 if ((lvds->native_mode.hdisplay < 640) || in radeon_legacy_get_lvds_info_from_regs()
1150 (lvds->native_mode.vdisplay < 480)) { in radeon_legacy_get_lvds_info_from_regs()
1151 lvds->native_mode.hdisplay = 640; in radeon_legacy_get_lvds_info_from_regs()
1152 lvds->native_mode.vdisplay = 480; in radeon_legacy_get_lvds_info_from_regs()
1172 DRM_INFO("Panel Size %dx%d\n", lvds->native_mode.hdisplay, in radeon_legacy_get_lvds_info_from_regs()
1173 lvds->native_mode in radeon_legacy_get_lvds_info_from_regs()
[all...]
H A Dradeon_atombios.c1643 lvds->native_mode.clock = in radeon_atombios_get_lvds_info()
1645 lvds->native_mode.hdisplay = in radeon_atombios_get_lvds_info()
1647 lvds->native_mode.vdisplay = in radeon_atombios_get_lvds_info()
1649 lvds->native_mode.htotal = lvds->native_mode.hdisplay + in radeon_atombios_get_lvds_info()
1651 lvds->native_mode.hsync_start = lvds->native_mode.hdisplay + in radeon_atombios_get_lvds_info()
1653 lvds->native_mode.hsync_end = lvds->native_mode.hsync_start + in radeon_atombios_get_lvds_info()
1655 lvds->native_mode in radeon_atombios_get_lvds_info()
[all...]
H A Dradeon_mode.h341 struct drm_display_mode native_mode; member
383 struct drm_display_mode native_mode; member
427 struct drm_display_mode native_mode; member
452 struct drm_display_mode native_mode; member
H A Dradeon_display.c1706 else if (mode->hdisplay < radeon_encoder->native_mode.hdisplay || in radeon_crtc_scaling_mode_fixup()
1707 mode->vdisplay < radeon_encoder->native_mode.vdisplay) in radeon_crtc_scaling_mode_fixup()
1712 memcpy(&radeon_crtc->native_mode, in radeon_crtc_scaling_mode_fixup()
1713 &radeon_encoder->native_mode, in radeon_crtc_scaling_mode_fixup()
1716 dst_v = radeon_crtc->native_mode.vdisplay; in radeon_crtc_scaling_mode_fixup()
1718 dst_h = radeon_crtc->native_mode.hdisplay; in radeon_crtc_scaling_mode_fixup()
/openbsd-src/sys/dev/pci/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm.c5655 const struct drm_display_mode *native_mode, in create_fake_sink()
5659 copy_crtc_timing_for_drm_display_mode(native_mode, drm_mode); in create_fake_sink()
5660 } else if (native_mode->clock == drm_mode->clock && in create_fake_sink()
5661 native_mode->htotal == drm_mode->htotal &&
5662 native_mode->vtotal == drm_mode->vtotal) { in set_multisync_trigger_params()
5663 copy_crtc_timing_for_drm_display_mode(native_mode, drm_mode); in set_multisync_trigger_params()
7050 amdgpu_encoder->native_mode.clock = 0; in amdgpu_dm_create_common_mode()
7059 amdgpu_encoder->native_mode = *preferred_mode; in amdgpu_dm_connector_add_common_modes()
7075 struct drm_display_mode *native_mode = &amdgpu_encoder->native_mode; in amdgpu_dm_connector_add_common_modes()
5629 decide_crtc_timing_for_drm_display_mode(struct drm_display_mode * drm_mode,const struct drm_display_mode * native_mode,bool scale_enabled) decide_crtc_timing_for_drm_display_mode() argument
7039 struct drm_display_mode *native_mode = &amdgpu_encoder->native_mode; amdgpu_dm_create_common_mode() local
7060 struct drm_display_mode *native_mode = &amdgpu_encoder->native_mode; amdgpu_dm_connector_add_common_modes() local
7121 const struct drm_display_mode *native_mode; amdgpu_set_panel_orientation() local
[all...]