Home
last modified time | relevance | path

Searched refs:hints (Results 1 – 25 of 128) sorted by relevance

123456

/llvm-project/lldb/source/Host/common/
H A DUDPSocket.cpp65 struct addrinfo hints; in Connect()
68 ::memset(&hints, 0, sizeof(hints)); in Connect()
69 hints.ai_family = kDomain; in Connect() local
70 hints.ai_socktype = kType; in Connect()
71 int err = ::getaddrinfo(host_port->hostname.c_str(), std::to_string(host_port->port).c_str(), &hints, in Connect()
76 "getaddrinfo(%s, %d, &hints, &info) returned error %i (%S)", in Connect()
78 "getaddrinfo(%s, %d, &hints, &info) returned error %i (%s)", in Connect()
H A DSocketAddress.cpp228 struct addrinfo hints; in GetAddressInfo() local
229 memset(&hints, 0, sizeof(hints)); in GetAddressInfo()
230 hints.ai_family = ai_family; in GetAddressInfo()
231 hints.ai_socktype = ai_socktype; in GetAddressInfo()
232 hints.ai_protocol = ai_protocol; in GetAddressInfo()
233 hints.ai_flags = ai_flags; in GetAddressInfo()
236 int err = ::getaddrinfo(hostname, servname, &hints, &service_info_list); in GetAddressInfo()
/llvm-project/llvm/test/tools/llvm-objdump/MachO/AArch64/
H A Dmacho-link-opt-hints.test1 RUN: llvm-objdump -m --link-opt-hints %p/Inputs/link-opt-hints.macho-aarch64 | FileCheck %s
2 RUN: llvm-otool -C %p/Inputs/link-opt-hints.macho-aarch64 | FileCheck %s
4 CHECK: Linker optimiztion hints (8 total bytes)
/llvm-project/llvm/test/tools/llvm-objcopy/MachO/
H A Dlc-linker-optimization-hint.s5 # RUN: llvm-objdump --macho --link-opt-hints - < %t.o > %tloh.txt
8 # CHECK: Linker optimiztion hints (8 total bytes)
12 # RUN: llvm-objdump --macho --link-opt-hints - < %t.copy.o | diff %tloh.txt -
/llvm-project/llvm/test/Transforms/LoopVectorize/
H A Dexplicit_outer_detection.ll5 ; vectorization hints are collected for vectorization instead of inner loops.
22 ; CHECK: LV: Loop hints: force=enabled width=4 interleave=0
25 ; CHECK-NOT: LV: Loop hints: force=?
74 ; CHECK: LV: Loop hints: force=enabled width=0 interleave=0
123 ; CHECK-NOT: LV: Loop hints: force=enabled
125 ; CHECK: LV: Loop hints: force=?
173 ; CHECK-NOT: LV: Loop hints: force=enabled
175 ; CHECK: LV: Loop hints: force=?
H A Dnounroll.ll7 ; CHECK: LV: Loop hints: force=? width=0 interleave=1
34 ; CHECK: LV: Loop hints: force=? width=0 interleave=4
61 ; CHECK: LV: Loop hints: force=? width=0 interleave=1
/llvm-project/polly/cmake/
H A DFindISL.cmake15 list(APPEND hints ${dir})
18 find_library(lib NAMES ${libname} HINTS ${hints} NO_DEFAULT_PATH)
/llvm-project/llvm/test/Transforms/LoopVectorize/X86/
H A Dvect.omp.force.ll4 ; CHECK: LV: Loop hints: force=enabled
5 ; CHECK: LV: Loop hints: force=?
7 ; CHECK-NOT: LV: Loop hints: force=
/llvm-project/llvm/test/Analysis/BasicAA/
H A Dseparate_storage-alias-sets.ll2 ; separate storage hints. This lets alias analysis users (such as the alias set
3 ; tracker) who can't be context-sensitive still get the benefits of hints.
/llvm-project/clang-tools-extra/docs/clang-tidy/checks/modernize/
H A Duse-noexcept.rst35 ``noexcept``. Fix-it hints will only be generated for non-throwing
57 Enabled by default, disabling will generate fix-it hints that remove
/llvm-project/mlir/lib/Tools/mlir-pdll-lsp-server/
H A DLSPServer.cpp265 std::vector<InlayHint> hints; in onInlayHint() local
266 server.getInlayHints(params.textDocument.uri, params.range, hints); in onInlayHint()
267 reply(std::move(hints)); in onInlayHint()
/llvm-project/llvm/test/CodeGen/SystemZ/
H A Dload-and-test-RA-hints.mir6 # Test that regalloc hints are passed for compare with zero cases that can be
81 # CHECK-NEXT: hints: $r0l $r1l $r2l $r3l $r4l $r5l $r14l $r13l $r12l $r11l $r10l $r9l $r8l $r7l $r6l
84 # CHECK-NEXT: hints: $r0l $r1l $r2l $r3l $r4l $r5l $r14l $r13l $r12l $r11l $r10l $r9l $r8l $r7l $r6l
/llvm-project/llvm/test/Transforms/LoopVectorize/AArch64/
H A Dsve-strict-fadd-cost.ll2 ; RUN: opt < %s -passes=loop-vectorize -debug -disable-output -force-ordered-reductions=true -hints-allow-reordering=false \
4 ; RUN: opt < %s -passes=loop-vectorize -debug -disable-output -force-ordered-reductions=true -hints-allow-reordering=false \
7 ; RUN: opt < %s -passes=loop-vectorize -debug -disable-output -force-ordered-reductions=true -hints-allow-reordering=false \
H A Dstrict-fadd-cost.ll2 ; RUN: opt < %s -passes=loop-vectorize -debug -disable-output -force-ordered-reductions=true -hints…
4 ; RUN: opt < %s -passes=loop-vectorize -debug -disable-output -force-ordered-reductions=true -hints…
/llvm-project/llvm/test/MC/ARM/
H A Dthumb2-ldrb-ldrh.s5 @ preload hints).
/llvm-project/llvm/test/CodeGen/X86/
H A Dinsert-prefetch.ll1 ; RUN: llc < %s -x86-discriminate-memops -prefetch-hints-file=%S/insert-prefetch.afdo | FileCheck %s
2 ; RUN: llc < %s -x86-discriminate-memops -prefetch-hints-file=%S/insert-prefetch-other.afdo | FileC…
/llvm-project/llvm/tools/llvm-objdump/
H A DOtoolOpts.td9 def C : Flag<["-"], "C">, HelpText<"print linker optimization hints">;
60 HelpText<"print two-level hints table">;
/llvm-project/clang-tools-extra/docs/clang-tidy/checks/misc/
H A Dconst-correctness.rst128 Provides fixit-hints for value types that automatically add ``const`` if its a single declaration.
148 Provides fixit-hints for reference types that automatically add ``const`` if its a single
168 Provides fixit-hints for pointers if their pointee is not changed. This does not analyze if the
/llvm-project/llvm/test/CodeGen/AMDGPU/
H A Dregalloc-fail-unsatisfiable-overlapping-tuple-hints.mir10 # The hints are trying to force allocation of overlapping vreg_256s
12 # and a vreg_64 use can be satisfied as long as the hints are ignored.
/llvm-project/clang-tools-extra/clangd/test/
H A DGH75115.test10 // CHECK-NEXT: Building inlay hints
/llvm-project/llvm/test/CodeGen/MIR/X86/
H A Dsimple-register-allocation-hints.mir2 # This test ensures that the MIR parser parses simple register allocation hints
/llvm-project/clang/test/CodeGen/
H A Dbuiltins-arm64.c33 void hints(void) { in hints() function
/llvm-project/clang/test/Modules/
H A Dautolink_private_module.m3 // Test that autolink hints for frameworks don't use the private module name.
/llvm-project/llvm/test/Transforms/LoopVectorize/RISCV/
H A Dordered-reduction.ll2 ; RUN: opt -passes=loop-vectorize -hints-allow-reordering=false -S < %s | FileCheck %s --check-pref…
4 ; RUN: opt -passes=loop-vectorize -force-ordered-reductions=false -hints-allow-reordering=false -S …
5 ; RUN: opt -passes=loop-vectorize -force-ordered-reductions=true -hints-allow-reordering=false -S <…
/llvm-project/clang-tools-extra/docs/clang-tidy/checks/readability/
H A Dimplicit-bool-conversion.rst33 In addition to issuing warnings, fix-it hints are provided to help solve the
82 The rules for generating fix-it hints are:

123456