/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdkfd/ |
H A D | kfd_device_queue_manager_vi.c | 120 qpd->sh_mem_config = (qpd->sh_mem_config & in set_cache_memory_policy_vi() 149 qpd->sh_mem_config = in set_cache_memory_policy_vi_tonga() 167 if (qpd->sh_mem_config == 0) { in update_qpd_vi() 168 qpd->sh_mem_config = in update_qpd_vi() 182 qpd->sh_mem_config |= SH_MEM_ADDRESS_MODE_HSA32 << in update_qpd_vi() 187 qpd->sh_mem_config |= SH_MEM_ADDRESS_MODE_HSA64 << in update_qpd_vi() 189 qpd->sh_mem_config |= 1 << in update_qpd_vi() 208 if (qpd->sh_mem_config == 0) { in update_qpd_vi_tonga() 209 qpd->sh_mem_config = in update_qpd_vi_tonga()
|
H A D | kfd_device_queue_manager_cik.c | 113 qpd->sh_mem_config = (qpd->sh_mem_config & PTR32) in set_cache_memory_policy_cik() 130 if (qpd->sh_mem_config == 0) { in update_qpd_cik() 131 qpd->sh_mem_config = in update_qpd_cik() 142 qpd->sh_mem_config |= PTR32; in update_qpd_cik() 146 qpd->sh_mem_config |= 1 << SH_MEM_CONFIG__PRIVATE_ATC__SHIFT; in update_qpd_cik() 164 if (qpd->sh_mem_config == 0) { in update_qpd_cik_hawaii() 165 qpd->sh_mem_config = in update_qpd_cik_hawaii()
|
H A D | kfd_device_queue_manager_v10.c | 64 if (qpd->sh_mem_config == 0) { in update_qpd_v10() 65 qpd->sh_mem_config = in update_qpd_v10() 73 qpd->sh_mem_config |= in update_qpd_v10()
|
H A D | kfd_device_queue_manager_v9.c | 65 if (qpd->sh_mem_config == 0) { in update_qpd_v9() 66 qpd->sh_mem_config = in update_qpd_v9() 71 qpd->sh_mem_config |= in update_qpd_v9()
|
H A D | kfd_pm4_headers.h | 79 uint32_t sh_mem_config; member 127 uint32_t sh_mem_config; member
|
H A D | kfd_packet_manager_v9.c | 56 packet->sh_mem_config = qpd->sh_mem_config; in pm_map_process_v9()
|
H A D | kfd_packet_manager_vi.c | 66 packet->sh_mem_config = qpd->sh_mem_config; in pm_map_process_vi()
|
H A D | kfd_pm4_headers_vi.h | 174 uint32_t sh_mem_config; member
|
H A D | kfd_pm4_headers_ai.h | 163 uint32_t sh_mem_config; member
|
H A D | kfd_priv.h | 567 uint32_t sh_mem_config; member
|
H A D | kfd_device_queue_manager.c | 134 qpd->sh_mem_config, in program_sh_mem_settings() 1536 qpd->sh_mem_config, qpd->sh_mem_ape1_base, in set_cache_memory_policy()
|
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
H A D | amdgpu_amdkfd_gfx_v9.h | 28 uint32_t sh_mem_config,
|
H A D | amdgpu_amdkfd_gfx_v7.c | 157 uint32_t sh_mem_config, in kgd_program_sh_mem_settings() argument 166 WREG32(mmSH_MEM_CONFIG, sh_mem_config); in kgd_program_sh_mem_settings()
|
H A D | amdgpu_amdkfd_gfx_v8.c | 114 uint32_t sh_mem_config, in kgd_program_sh_mem_settings() argument 123 WREG32(mmSH_MEM_CONFIG, sh_mem_config); in kgd_program_sh_mem_settings()
|
H A D | amdgpu_amdkfd_gfx_v9.c | 126 uint32_t sh_mem_config, in kgd_gfx_v9_program_sh_mem_settings() argument 135 WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmSH_MEM_CONFIG), sh_mem_config); in kgd_gfx_v9_program_sh_mem_settings()
|
H A D | amdgpu_amdkfd_gfx_v10.c | 130 uint32_t sh_mem_config, in kgd_program_sh_mem_settings() argument 139 WREG32(SOC15_REG_OFFSET(GC, 0, mmSH_MEM_CONFIG), sh_mem_config); in kgd_program_sh_mem_settings()
|
H A D | amdgpu_gfx_v7_0.c | 1866 uint32_t sh_mem_config; in gfx_v7_0_init_compute_vmid() local 1876 sh_mem_config = SH_MEM_ALIGNMENT_MODE_UNALIGNED << in gfx_v7_0_init_compute_vmid() 1878 sh_mem_config |= MTYPE_NONCACHED << SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT; in gfx_v7_0_init_compute_vmid() 1883 WREG32(mmSH_MEM_CONFIG, sh_mem_config); in gfx_v7_0_init_compute_vmid()
|
H A D | amdgpu_gfx_v8_0.c | 3687 uint32_t sh_mem_config; in gfx_v8_0_init_compute_vmid() local 3698 sh_mem_config = SH_MEM_ADDRESS_MODE_HSA64 << in gfx_v8_0_init_compute_vmid() 3709 WREG32(mmSH_MEM_CONFIG, sh_mem_config); in gfx_v8_0_init_compute_vmid()
|
H A D | amdgpu_gfx_v9_0.c | 2405 uint32_t sh_mem_config; in gfx_v9_0_init_compute_vmid() local 2416 sh_mem_config = SH_MEM_ADDRESS_MODE_64 | in gfx_v9_0_init_compute_vmid() 2424 WREG32_SOC15_RLC(GC, 0, mmSH_MEM_CONFIG, sh_mem_config); in gfx_v9_0_init_compute_vmid()
|
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/ |
H A D | kgd_kfd_interface.h | 248 uint32_t sh_mem_config, uint32_t sh_mem_ape1_base,
|