/llvm-project/llvm/test/Transforms/LoopUnroll/ |
H A D | runtime-loop-at-most-two-exits.ll | 2 …true -verify-loop-lcssa -verify-dom-info -verify-loop-info -S | FileCheck %s --check-prefix=ENABLED 6 ; ENABLED-LABEL: @test( 7 ; ENABLED-NEXT: entry: 8 ; ENABLED-NEXT: [[TMP0:%.*]] = freeze i64 [[N:%.*]] 9 ; ENABLED-NEXT: [[TMP1:%.*]] = add i64 [[TMP0]], -1 10 ; ENABLED-NEXT: [[XTRAITER:%.*]] = and i64 [[TMP0]], 7 11 ; ENABLED-NEXT: [[TMP2:%.*]] = icmp ult i64 [[TMP1]], 7 12 ; ENABLED-NEXT: br i1 [[TMP2]], label [[FOR_END_UNR_LCSSA:%.*]], label [[ENTRY_NEW:%.*]] 13 ; ENABLED: entry.new: 14 ; ENABLED-NEXT: [[UNROLL_ITER:%.*]] = sub i64 [[TMP0]], [[XTRAITER]] [all …]
|
H A D | runtime-multiexit-heuristic.ll | 4 …-dom-info -unroll-runtime-multi-exit=true -verify-loop-info -S | FileCheck %s -check-prefix=ENABLED 163 ; ENABLED-LABEL: @test1( 164 ; ENABLED-NEXT: entry: 165 ; ENABLED-NEXT: [[TMP0:%.*]] = freeze i64 [[N:%.*]] 166 ; ENABLED-NEXT: [[TMP1:%.*]] = add i64 [[TMP0]], -1 167 ; ENABLED-NEXT: [[XTRAITER:%.*]] = and i64 [[TMP0]], 7 168 ; ENABLED-NEXT: [[TMP2:%.*]] = icmp ult i64 [[TMP1]], 7 169 ; ENABLED-NEXT: br i1 [[TMP2]], label [[LATCHEXIT_UNR_LCSSA:%.*]], label [[ENTRY_NEW:%.*]] 170 ; ENABLED: entry.new: 171 ; ENABLED-NEXT: [[UNROLL_ITER:%.*]] = sub i64 [[TMP0]], [[XTRAITER]] [all …]
|
/llvm-project/llvm/test/Transforms/SLPVectorizer/X86/ |
H A D | supernode.ll | 2 ; RUN: opt -passes=slp-vectorizer,verify -S < %s -mtriple=x86_64-unknown-linux -mcpu=corei7-avx | FileCheck %s -check-prefix=ENABLED 8 ; ENABLED-LABEL: @test_supernode_add( 9 ; ENABLED-NEXT: entry: 10 ; ENABLED-NEXT: [[TMP0:%.*]] = load <2 x double>, ptr [[AARRAY:%.*]], align 8 11 ; ENABLED-NEXT: [[TMP1:%.*]] = load <2 x double>, ptr [[BARRAY:%.*]], align 8 12 ; ENABLED-NEXT: [[TMP2:%.*]] = load <2 x double>, ptr [[CARRAY:%.*]], align 8 13 ; ENABLED-NEXT: [[TMP3:%.*]] = shufflevector <2 x double> [[TMP0]], <2 x double> [[TMP2]], <2 x i32> <i32 0, i32 3> 14 ; ENABLED-NEXT: [[TMP4:%.*]] = fadd fast <2 x double> [[TMP1]], [[TMP3]] 15 ; ENABLED-NEXT: [[TMP5:%.*]] = shufflevector <2 x double> [[TMP2]], <2 x double> [[TMP0]], <2 x i32> <i32 0, i32 3> 16 ; ENABLED [all...] |
/llvm-project/llvm/test/tools/llvm-mca/X86/BtVer2/ |
H A D | instruction-info-view.s | 2 …u=btver2 -resource-pressure=false -instruction-info=true < %s | FileCheck %s --check-prefix=ENABLED 4 …n -mcpu=btver2 -resource-pressure=false -instruction-info < %s | FileCheck %s -check-prefix=ENABLED 5 …_64-unknown-unknown -mcpu=btver2 -resource-pressure=false < %s | FileCheck %s -check-prefix=ENABLED 14 # ENABLED: Iterations: 100 15 # ENABLED-NEXT: Instructions: 300 16 # ENABLED-NEXT: Total Cycles: 211 17 # ENABLED-NEXT: Total uOps: 300 20 # ENABLED: Dispatch Width: 2 21 # ENABLED-NEXT: uOps Per Cycle: 1.42 22 # ENABLED-NEXT: IPC: 1.42 [all …]
|
/llvm-project/llvm/test/tools/llvm-mca/X86/BdVer2/ |
H A D | instruction-info-view.s | 2 …u=bdver2 -resource-pressure=false -instruction-info=true < %s | FileCheck %s --check-prefix=ENABLED 4 …n -mcpu=bdver2 -resource-pressure=false -instruction-info < %s | FileCheck %s -check-prefix=ENABLED 5 …_64-unknown-unknown -mcpu=bdver2 -resource-pressure=false < %s | FileCheck %s -check-prefix=ENABLED 14 # ENABLED: Iterations: 100 15 # ENABLED-NEXT: Instructions: 300 16 # ENABLED-NEXT: Total Cycles: 583 17 # ENABLED-NEXT: Total uOps: 700 20 # ENABLED: Dispatch Width: 4 21 # ENABLED-NEXT: uOps Per Cycle: 1.20 22 # ENABLED-NEXT: IPC: 0.51 [all …]
|
/llvm-project/llvm/test/CodeGen/RISCV/GlobalISel/ |
H A D | gisel-commandline-option.ll | 3 ; RUN: | FileCheck %s --check-prefixes=ENABLED,NOFALLBACK,ENABLED-O0 7 ; RUN: | FileCheck %s --check-prefixes=ENABLED,NOFALLBACK,ENABLED-O1 11 ; RUN: | FileCheck %s --check-prefixes=ENABLED,FALLBACK,ENABLED-O1 17 ; ENABLED: IRTranslator 18 ; ENABLED-NEXT: Analysis for ComputingKnownBits 19 ; ENABLED-O0-NEXT: RISCVO0PreLegalizerCombiner 20 ; ENABLED-O1-NEXT: MachineDominator Tree Construction 21 ; ENABLED-NEXT: Analysis containing CSE Info 22 ; ENABLED-O1-NEXT: RISCVPreLegalizerCombiner 23 ; ENABLED-NEXT: Legalizer [all …]
|
/llvm-project/llvm/test/CodeGen/Thumb2/LowOverheadLoops/ |
H A D | varying-outer-2d-reduction.ll | 4 ; RUN: FileCheck %s --check-prefix=ENABLED 7 ; ENABLED label as the run above: 9 ; RUN: FileCheck %s --check-prefix=ENABLED 18 ; ENABLED-LABEL: varying_outer_2d_reduction: 19 ; ENABLED: @ %bb.0: @ %entry 20 ; ENABLED-NEXT: push.w {r4, r5, r6, r7, r8, r9, r10, lr} 21 ; ENABLED-NEXT: sub sp, #4 22 ; ENABLED-NEXT: cmp r3, #1 23 ; ENABLED-NEXT: str r0, [sp] @ 4-byte Spill 24 ; ENABLED-NEXT: blt .LBB0_8 [all …]
|
H A D | tail-pred-disabled-in-loloops.ll | 4 ; RUN: %s -o - --verify-machineinstrs | FileCheck %s --check-prefix=ENABLED 11 ; ENABLED-LABEL: check_option: 12 ; ENABLED: @ %bb.0: @ %entry 13 ; ENABLED-NEXT: push.w {r4, r5, r6, r7, r8, lr} 14 ; ENABLED-NEXT: cmp r3, #1 15 ; ENABLED-NEXT: blt .LBB0_4 16 ; ENABLED-NEXT: @ %bb.1: @ %vector.ph.preheader 17 ; ENABLED-NEXT: .LBB0_2: @ %vector.ph 18 ; ENABLED-NEXT: @ =>This Loop Header: Depth=1 19 ; ENABLED-NEXT: @ Child Loop BB0_3 Depth 2 [all …]
|
/llvm-project/llvm/test/CodeGen/AArch64/ |
H A D | int-to-fp-no-neon.ll | 4 …ullfp16,+alternate-sextload-cvt-f32-pattern < %s | FileCheck %s --check-prefixes=CHECK,NEON-ENABLED 10 ; NEON-ENABLED-LABEL: ui8_to_double: 11 ; NEON-ENABLED: // %bb.0: // %entry 12 ; NEON-ENABLED-NEXT: ldr b0, [x0] 13 ; NEON-ENABLED-NEXT: ucvtf d0, d0 14 ; NEON-ENABLED-NEXT: ret 28 ; NEON-ENABLED-LABEL: ui8_to_float: 29 ; NEON-ENABLED: // %bb.0: // %entry 30 ; NEON-ENABLED-NEXT: ldr b0, [x0] 31 ; NEON-ENABLED-NEXT: ucvtf s0, s0 [all …]
|
H A D | movid-no-neon.ll | 2 ; RUN: llc -mtriple=aarch64 -mattr=+fullfp16,+neon < %s | FileCheck %s --check-prefix=NEON-ENABLED 6 ; NEON-ENABLED-LABEL: get_float: 7 ; NEON-ENABLED: // %bb.0: 8 ; NEON-ENABLED-NEXT: movi d0, #0000000000000000 9 ; NEON-ENABLED-NEXT: ret 19 ; NEON-ENABLED-LABEL: get_double: 20 ; NEON-ENABLED: // %bb.0: 21 ; NEON-ENABLED-NEXT: movi d0, #0000000000000000 22 ; NEON-ENABLED-NEXT: ret 32 ; NEON-ENABLED-LABEL: get_half: [all …]
|
H A D | fabd-no-neon.ll | 4 ; RUN: llc -mtriple=aarch64 -mattr=+fullfp16,+neon < %s | FileCheck %s --check-prefix NEON-ENABLED 15 ; NEON-ENABLED-LABEL: fabd16: 16 ; NEON-ENABLED: // %bb.0: 17 ; NEON-ENABLED-NEXT: fabd h0, h0, h1 18 ; NEON-ENABLED-NEXT: ret 31 ; NEON-ENABLED-LABEL: fabd32: 32 ; NEON-ENABLED: // %bb.0: 33 ; NEON-ENABLED-NEXT: fabd s0, s0, s1 34 ; NEON-ENABLED-NEXT: ret 47 ; NEON-ENABLED-LABEL: fabd64: [all …]
|
/llvm-project/llvm/test/CodeGen/X86/ |
H A D | lea-opt.ll | 2 ; RUN: llc < %s -mtriple=x86_64-linux | FileCheck %s -check-prefix=CHECK -check-prefix=ENABLED 12 ; ENABLED-LABEL: test1: 13 ; ENABLED: # %bb.0: # %entry 14 ; ENABLED-NEXT: shlq $2, %rdi 15 ; ENABLED-NEXT: movl arr1(%rdi,%rdi,2), %ecx 16 ; ENABLED-NEXT: leaq arr1+4(%rdi,%rdi,2), %rax 17 ; ENABLED-NEXT: subl arr1+4(%rdi,%rdi,2), %ecx 18 ; ENABLED-NEXT: addl arr1+8(%rdi,%rdi,2), %ecx 19 ; ENABLED-NEXT: cmpl $2, %ecx 20 ; ENABLED-NEXT: je .LBB0_3 [all …]
|
/llvm-project/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | gisel-commandline-option.ll | 4 ; RUN: | FileCheck %s --check-prefixes=ENABLED,FALLBACK 9 ; RUN: | FileCheck %s --check-prefixes=ENABLED,FALLBACK,VERIFY,VERIFY-O0 14 ; RUN: | FileCheck %s --check-prefixes=ENABLED,NOFALLBACK 19 ; RUN: | FileCheck %s --check-prefixes=ENABLED,FALLBACK 24 ; RUN: | FileCheck %s --check-prefix ENABLED --check-prefix NOFALLBACK --check-prefix ENABLED-O1 29 ; RUN: | FileCheck %s --check-prefix ENABLED --check-prefix FALLBACK --check-prefix ENABLED-O1 34 ; RUN: | FileCheck %s --check-prefix ENABLED --check-prefix ENABLED-O1 55 ; ENABLED: Safe Stack instrumentation pass 57 ; ENABLED-O1: Basic Alias Analysis (stateless AA impl) 58 ; ENABLED-O1-NEXT: Function Alias Analysis Results [all …]
|
H A D | prelegalizercombiner-copy-prop-disabled.mir | 3 … | FileCheck --check-prefix=ENABLED %s 10 # RUN: | FileCheck --check-prefix=ENABLED %s 13 # RUN: | FileCheck --check-prefix=ENABLED %s 31 ; ENABLED-LABEL: name: test_copy 32 ; ENABLED: liveins: $x0 33 ; ENABLED-NEXT: {{ $}} 34 ; ENABLED-NEXT: [[COPY:%[0-9]+]]:_(p0) = COPY $x0 35 ; ENABLED-NEXT: $x0 = COPY [[COPY]](p0)
|
/llvm-project/llvm/test/Transforms/LICM/ |
H A D | hoist-phi.ll | 2 ; RUN: opt -S -passes=licm -licm-control-flow-hoisting=1 < %s | FileCheck %s -check-prefixes=CHECK,CHECK-ENABLED 6 ; RUN: opt -passes='require<opt-remark-emit>,loop-mssa(licm)' -licm-control-flow-hoisting=1 -verify-memoryssa -S < %s | FileCheck %s -check-prefixes=CHECK,CHECK-ENABLED 15 ; CHECK-ENABLED: br i1 %cmp1, label %[[IF_LICM:.*]], label %[[THEN_LICM:.*]] 19 ; CHECK-ENABLED: [[IF_LICM]]: 21 ; CHECK-ENABLED: br label %[[THEN_LICM]] 23 ; CHECK-ENABLED: [[THEN_LICM]]: 24 ; CHECK-ENABLED: phi i32 [ %add, %[[IF_LICM]] ], [ %x, %entry ] 25 ; CHECK-ENABLED: store i32 %phi, ptr %p 26 ; CHECK-ENABLED: %cmp2 = icmp ne i32 %phi, 0 57 ; CHECK-ENABLED [all...] |
/llvm-project/llvm/test/CodeGen/ARM/ |
H A D | a15-SD-dep.ll | 3 …machineinstrs < %s | FileCheck -check-prefixes=CHECK,CHECK-ENABLED %s 7 ; CHECK-ENABLED: vdup.32 d{{[0-9]*}}, d0[0] 16 ; CHECK-ENABLED: vdup.32 q{{[0-9]*}}, d0[0] 25 ; CHECK-ENABLED: vdup.32 d{{[0-9]*}}, d0[0] 34 ; CHECK-ENABLED: vdup.32 d{{[0-9]*}}, d0[0] 47 ; CHECK-ENABLED: vdup.32 d{{[0-9]*}}, d{{[0-9]*}}[0] 48 ; CHECK-ENABLED: vadd.f32 49 ; CHECK-ENABLED-NEXT: bx lr 62 ; CHECK-ENABLED: vdup.32 d{{[0-9]*}}, d{{[0-9]*}}[0] 63 ; CHECK-ENABLED: vdup.32 d{{[0-9]*}}, d{{[0-9]*}}[1] [all …]
|
H A D | ipra.ll | 2 …iple armv7a--none-eabi < %s -enable-ipra | FileCheck %s --check-prefix=CHECK --check-prefix=ENABLED 41 ; ENABLED-NOT: r3 44 ; ENABLED-NOT: r3 119 ; ENABLED-NOT: s0 122 ; ENABLED-NOT: s0 149 ; ENABLED-NOT: d0 152 ; ENABLED-NOT: d0
|
/llvm-project/llvm/test/DebugInfo/MIR/X86/ |
H A D | live-debug-values-cutoffs.mir | 19 # RUN: | FileCheck %s -check-prefix=LDV-ENABLED 24 # RUN: | FileCheck %s -check-prefix=LDV-ENABLED 30 # RUN: | FileCheck %s -check-prefix=LDV-ENABLED 35 # RUN: | FileCheck %s -check-prefix=LDV-ENABLED 41 # RUN: | FileCheck %s -check-prefix=LDV-ENABLED 46 # RUN: | FileCheck %s -check-prefix=LDV-ENABLED 51 # LDV-ENABLED-LABEL: bb.1.exit 52 # LDV-ENABLED-NEXT: DBG_VALUE $rsp, 0, {{.*}}, !DIExpression(DW_OP_plus_uconst, 4) 53 # LDV-ENABLED-NEXT: $edi = MOV32rm
|
/llvm-project/llvm/test/DebugInfo/Generic/ |
H A D | extended-loc-directive.ll | 2 …bose=0 -O0 -dwarf-extended-loc=Enable < %s | FileCheck %s --check-prefix ENABLED --check-prefix CH… 16 ; ENABLED: .loc 1 3 3 prologue_end{{$}} 19 ; ENABLED: .loc 1 3 9 is_stmt 0{{$}} 24 ; ENABLED: .loc 1 4 3 is_stmt 1{{$}} 27 ; ENABLED: .loc 1 4 9 is_stmt 0{{$}} 32 ; ENABLED: .loc 1 5 1 {{(epilogue_begin )?is_stmt}} 1{{$}}
|
/llvm-project/llvm/test/Transforms/MemProfContextDisambiguation/ |
H A D | pass-pipeline.ll | 25 ; RUN: 2>&1 | FileCheck %s --check-prefix=ENABLED 28 ; RUN: 2>&1 | FileCheck %s --check-prefix=ENABLED 31 ; ENABLED: Running pass: InlinerPass 32 ; ENABLED: Invalidating analysis: InlineAdvisorAnalysis 33 ; ENABLED: Running pass: MemProfContextDisambiguation
|
/llvm-project/llvm/test/CodeGen/PowerPC/ |
H A D | sms-remark.ll | 4 ; RUN: | FileCheck %s --check-prefix=ENABLED 8 ; RUN: | FileCheck %s --check-prefix=ENABLED 12 ; RUN: | FileCheck %s --allow-empty --check-prefix=ENABLED 18 ;ENABLED: Schedule found with Initiation Interval 19 ;ENABLED: Pipelined succesfully!
|
/llvm-project/llvm/test/CodeGen/NVPTX/ |
H A D | LoadStoreVectorizer.ll | 2 ; RUN: llc < %s | FileCheck -check-prefix=ENABLED %s 13 ; ENABLED-LABEL: f( 14 ; ENABLED: { 15 ; ENABLED-NEXT: .reg .b32 %r<4>; 16 ; ENABLED-NEXT: .reg .b64 %rd<2>; 17 ; ENABLED-EMPTY: 18 ; ENABLED-NEXT: // %bb.0: 19 ; ENABLED-NEXT: ld.param.u64 %rd1, [f_param_0]; 20 ; ENABLED-NEXT: ld.v2.u32 {%r1, %r2}, [%rd1]; 21 ; ENABLED [all...] |
/llvm-project/lld/test/COFF/ |
H A D | lto-new-pass-manager.ll | 4 …UN: lld-link %t.obj -entry:main -opt:ltodebugpassmanager 2>&1 | FileCheck %s --check-prefix=ENABLED 5 ; ENABLED: Running pass: InstCombinePass
|
/llvm-project/llvm/test/DebugInfo/X86/ |
H A D | dbg-empty-metadata-lowering.ll | 14 ; RUN: | FileCheck %s --implicit-check-not=DBG --check-prefixes=AT-ENABLED,BOTH 17 ; RUN: | FileCheck %s --implicit-check-not=DBG --check-prefixes=AT-ENABLED,BOTH 23 ; AT-ENABLED: !llvm.module.flags = !{![[DWARFv:[0-9]+]], ![[DEBUGv:[0-9]+]], ![[AT:[0-9]+]]} 24 ; AT-ENABLED-DAG: ![[AT]] = !{i32 7, !"debug-info-assignment-tracking", i1 true}
|
/llvm-project/llvm/test/BugPoint/ |
H A D | func-attrs.ll | 2 ; RUN: llvm-dis %t-reduced-simplified.bc -o - | FileCheck -check-prefixes=ALL,ENABLED %s 13 ; ENABLED: attributes #[[ATTRS]] = { "bugpoint-crash" }
|