Home
last modified time | relevance | path

Searched refs:value (Results 1 – 25 of 330) sorted by relevance

12345678910>>...14

/dpdk/drivers/common/sfc_efx/base/
H A Def10_mac.c589 efx_qword_t value; in ef10_mac_stats_update() local
628 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_PKTS, &value); in ef10_mac_stats_update()
629 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_PKTS]), &value); in ef10_mac_stats_update()
631 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_CONTROL_PKTS, &value); in ef10_mac_stats_update()
632 EFSYS_STAT_SUBR_QWORD(&(stat[EFX_MAC_TX_PKTS]), &value); in ef10_mac_stats_update()
634 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_PAUSE_PKTS, &value); in ef10_mac_stats_update()
635 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_PAUSE_PKTS]), &value); in ef10_mac_stats_update()
637 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_UNICAST_PKTS, &value); in ef10_mac_stats_update()
638 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_UNICST_PKTS]), &value); in ef10_mac_stats_update()
640 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_MULTICAST_PKTS, &value); in ef10_mac_stats_update()
[all …]
H A Dsiena_mac.c252 efx_qword_t value; in siena_mac_stats_update() local
274 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_PKTS, &value); in siena_mac_stats_update()
275 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_PKTS]), &value); in siena_mac_stats_update()
276 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_CONTROL_PKTS, &value); in siena_mac_stats_update()
277 EFSYS_STAT_SUBR_QWORD(&(stat[EFX_MAC_TX_PKTS]), &value); in siena_mac_stats_update()
279 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_PAUSE_PKTS, &value); in siena_mac_stats_update()
280 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_PAUSE_PKTS]), &value); in siena_mac_stats_update()
282 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_UNICAST_PKTS, &value); in siena_mac_stats_update()
283 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_UNICST_PKTS]), &value); in siena_mac_stats_update()
285 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_MULTICAST_PKTS, &value); in siena_mac_stats_update()
[all …]
/dpdk/drivers/net/ngbe/base/
H A Dngbe_phy_yt.c125 u16 value; in ngbe_setup_phy_link_yt() local
136 ngbe_read_phy_reg_ext_yt(hw, YT_CHIP, 0, &value); in ngbe_setup_phy_link_yt()
138 if ((value & YT_CHIP_MODE_MASK) == YT_CHIP_MODE_SEL(0)) { in ngbe_setup_phy_link_yt()
143 value = YT_BCR_SPEED_SELECT1; in ngbe_setup_phy_link_yt()
146 value = YT_BCR_SPEED_SELECT0; in ngbe_setup_phy_link_yt()
149 value = 0; in ngbe_setup_phy_link_yt()
152 value = YT_BCR_SPEED_SELECT0 | in ngbe_setup_phy_link_yt()
159 value |= YT_BCR_DUPLEX | YT_BCR_RESET; in ngbe_setup_phy_link_yt()
161 ngbe_write_phy_reg_mdi(hw, YT_BCR, 0, value); in ngbe_setup_phy_link_yt()
169 ngbe_read_phy_reg_mdi(hw, YT_ANA, 0, &value); in ngbe_setup_phy_link_yt()
[all …]
H A Dngbe_phy_rtl.c45 u16 value = 0; in ngbe_phy_led_ctrl_rtl() local
48 value = hw->led_conf & 0xFFFF; in ngbe_phy_led_ctrl_rtl()
50 value = 0x205B; in ngbe_phy_led_ctrl_rtl()
52 hw->phy.write_reg(hw, RTL_LCR, 0xd04, value); in ngbe_phy_led_ctrl_rtl()
55 hw->phy.read_reg(hw, RTL_LPCR, 0xd04, &value); in ngbe_phy_led_ctrl_rtl()
57 value &= ~0x73; in ngbe_phy_led_ctrl_rtl()
58 value |= hw->led_conf >> 16; in ngbe_phy_led_ctrl_rtl()
60 value &= 0xFFFC; in ngbe_phy_led_ctrl_rtl()
62 value |= 0x2; in ngbe_phy_led_ctrl_rtl()
64 hw->phy.write_reg(hw, RTL_LPCR, 0xd04, value); in ngbe_phy_led_ctrl_rtl()
[all …]
/dpdk/lib/eal/include/generic/
H A Drte_io.h27 * Read a 8-bit value from I/O device memory address *addr*.
34 * I/O memory address to read the value from
36 * read value
42 * Read a 16-bit value from I/O device memory address *addr*.
49 * I/O memory address to read the value from
51 * read value
57 * Read a 32-bit value from I/O device memory address *addr*.
64 * I/O memory address to read the value from
66 * read value
72 * Read a 64-bit value fro
296 rte_write8_relaxed(uint8_t value,volatile void * addr) rte_write8_relaxed() argument
302 rte_write16_relaxed(uint16_t value,volatile void * addr) rte_write16_relaxed() argument
308 rte_write32_relaxed(uint32_t value,volatile void * addr) rte_write32_relaxed() argument
314 rte_write64_relaxed(uint64_t value,volatile void * addr) rte_write64_relaxed() argument
356 rte_write8(uint8_t value,volatile void * addr) rte_write8() argument
363 rte_write16(uint16_t value,volatile void * addr) rte_write16() argument
370 rte_write32(uint32_t value,volatile void * addr) rte_write32() argument
377 rte_write64(uint64_t value,volatile void * addr) rte_write64() argument
385 rte_write32_wc(uint32_t value,volatile void * addr) rte_write32_wc() argument
391 rte_write32_wc_relaxed(uint32_t value,volatile void * addr) rte_write32_wc_relaxed() argument
[all...]
/dpdk/drivers/net/bonding/
H A Drte_eth_bond_args.c113 const char *value, void *extra_args) in bond_ethdev_parse_member_port_kvarg() argument
117 if (value == NULL || extra_args == NULL) in bond_ethdev_parse_member_port_kvarg()
123 int port_id = parse_port_id(value); in bond_ethdev_parse_member_port_kvarg()
126 value); in bond_ethdev_parse_member_port_kvarg()
137 const char *value, void *extra_args) in bond_ethdev_parse_member_mode_kvarg() argument
142 if (value == NULL || extra_args == NULL) in bond_ethdev_parse_member_mode_kvarg()
148 *mode = strtol(value, &endptr, 10); in bond_ethdev_parse_member_mode_kvarg()
163 RTE_BOND_LOG(ERR, "Invalid member mode value (%s) specified", value); in bond_ethdev_parse_member_mode_kvarg()
170 const char *value, void *extra_args) in bond_ethdev_parse_member_agg_mode_kvarg() argument
174 if (value == NULL || extra_args == NULL) in bond_ethdev_parse_member_agg_mode_kvarg()
[all …]
/dpdk/drivers/net/txgbe/base/
H A Dtxgbe_phy.c1391 u32 value; in txgbe_set_sgmii_an37_ability() local
1404 value = rd32_epcs(hw, SR_MII_MMD_CTL); in txgbe_set_sgmii_an37_ability()
1405 value = (value & ~0x1200) | (0x1 << 9); in txgbe_set_sgmii_an37_ability()
1407 value |= SR_MII_MMD_CTL_AN_EN; in txgbe_set_sgmii_an37_ability()
1408 wr32_epcs(hw, SR_MII_MMD_CTL, value); in txgbe_set_sgmii_an37_ability()
1415 u16 value; in txgbe_set_link_to_kr() local
1447 value = rd32_epcs(hw, TXGBE_PHY_TX_EQ_CTL1); in txgbe_set_link_to_kr()
1448 value &= ~(1 << 6); in txgbe_set_link_to_kr()
1449 wr32_epcs(hw, TXGBE_PHY_TX_EQ_CTL1, value); in txgbe_set_link_to_kr()
1452 value = rd32_epcs(hw, TXGBE_PHY_TX_EQ_CTL1); in txgbe_set_link_to_kr()
[all …]
/dpdk/lib/eal/arm/include/
H A Drte_pause_64.h167 uint16_t value; in rte_wait_until_equal_16()
172 __RTE_ARM_LOAD_EXC_16(addr, value, memorder) in rte_wait_until_equal_32()
173 if (value != expected) { in rte_wait_until_equal_32()
177 __RTE_ARM_LOAD_EXC_16(addr, value, memorder) in rte_wait_until_equal_32()
178 } while (value != expected); in rte_wait_until_equal_32()
186 uint32_t value; in rte_wait_until_equal_32()
191 __RTE_ARM_LOAD_EXC_32(addr, value, memorder) in rte_wait_until_equal_64()
192 if (value != expected) { in rte_wait_until_equal_64()
196 __RTE_ARM_LOAD_EXC_32(addr, value, memorder) in rte_wait_until_equal_64()
197 } while (value ! in rte_wait_until_equal_64()
155 uint16_t value; rte_wait_until_equal_16() local
174 uint32_t value; rte_wait_until_equal_32() local
193 uint64_t value; rte_wait_until_equal_64() local
[all...]
H A Drte_io_64.h141 rte_write8(uint8_t value, volatile void *addr) in rte_write8() argument
144 rte_write8_relaxed(value, addr); in rte_write8()
148 rte_write16(uint16_t value, volatile void *addr) in rte_write16() argument
151 rte_write16_relaxed(value, addr); in rte_write16()
155 rte_write32(uint32_t value, volatile void *addr) in rte_write32() argument
158 rte_write32_relaxed(value, addr); in rte_write32()
162 rte_write64(uint64_t value, volatile void *addr) in rte_write64() argument
165 rte_write64_relaxed(value, addr); in rte_write64()
170 rte_write32_wc(uint32_t value, volatile void *addr) in rte_write32_wc() argument
172 rte_write32(value, add in rte_write32_wc()
177 rte_write32_wc_relaxed(uint32_t value,volatile void * addr) rte_write32_wc_relaxed() argument
[all...]
/dpdk/lib/eal/x86/include/
H A Drte_io.h23 __rte_x86_movdiri(uint32_t value, volatile void *addr) in __rte_x86_movdiri() argument
26 _directstoreu_u32((void *)(uintptr_t)addr, value); in __rte_x86_movdiri()
32 : "a" (value), "d" (addr));
38 rte_write32_wc_relaxed(uint32_t value, volatile void *addr) in rte_write32_wc_relaxed()
43 __rte_x86_movdiri(value, addr); in rte_write32_wc_relaxed()
45 rte_write32_relaxed(value, addr); in rte_write32_wc_relaxed()
50 __rte_x86_movdiri(value, addr); in rte_write32_wc_relaxed()
52 rte_write32_relaxed(value, addr);
58 rte_write32_wc(uint32_t value, volatile void *addr) in rte_write32_wc()
65 rte_write32_wc_relaxed(value, add in rte_write32_wc()
34 rte_write32_wc_relaxed(uint32_t value,volatile void * addr) rte_write32_wc_relaxed() argument
54 rte_write32_wc(uint32_t value,volatile void * addr) rte_write32_wc() argument
[all...]
/dpdk/drivers/net/sfc/
H A Dsfc_tbls.c75 sfc_tbls_field_update(uint32_t in, uint16_t lbn, uint16_t width, uint32_t value) in sfc_tbls_field_update() argument
82 return value; in sfc_tbls_field_update()
85 value &= mask; in sfc_tbls_field_update()
89 value <<= lbn; in sfc_tbls_field_update()
92 return (in & (~mask)) | value; in sfc_tbls_field_update()
97 uint16_t lbn, uint16_t width, uint32_t value) in sfc_tbls_field_set_u32() argument
111 *data = sfc_tbls_field_update(*data, lbn, width, value); in sfc_tbls_field_set_u32()
114 SFC_TBLS_U32_BITS - lbn, value); in sfc_tbls_field_set_u32()
115 value >>= SFC_TBLS_U32_BITS - lbn; in sfc_tbls_field_set_u32()
123 value); in sfc_tbls_field_set_u32()
[all …]
/dpdk/drivers/common/qat/qat_adf/
H A Dadf_transport_access_macros_gen4vf.h13 #define WRITE_CSR_RING_BASE_GEN4VF(csr_base_addr, bank, ring, value) \ argument
16 l_base = (uint32_t)(value & 0xFFFFFFFF); \
17 u_base = (uint32_t)((value & 0xFFFFFFFF00000000ULL) >> 32); \
28 #define WRITE_CSR_RING_CONFIG_GEN4VF(csr_base_addr, bank, ring, value) \ argument
31 ADF_RING_CSR_RING_CONFIG_GEN4 + (ring << 2), value)
33 #define WRITE_CSR_RING_TAIL_GEN4VF(csr_base_addr, bank, ring, value) \ argument
36 ADF_RING_CSR_RING_TAIL + ((ring) << 2), (value))
38 #define WRITE_CSR_RING_HEAD_GEN4VF(csr_base_addr, bank, ring, value) \ argument
41 ADF_RING_CSR_RING_HEAD + ((ring) << 2), (value))
43 #define WRITE_CSR_RING_SRV_ARB_EN_GEN4VF(csr_base_addr, bank, value) \ argument
[all …]
H A Dadf_transport_access_macros_gen_lcevf.h13 #define WRITE_CSR_RING_BASE_GEN_LCEVF(csr_base_addr, bank, ring, value) \ argument
16 l_base = (uint32_t)(value & 0xFFFFFFFF); \
17 u_base = (uint32_t)((value & 0xFFFFFFFF00000000ULL) >> 32); \
28 #define WRITE_CSR_RING_CONFIG_GEN_LCEVF(csr_base_addr, bank, ring, value) \ argument
31 ADF_RING_CSR_RING_CONFIG_GEN_LCE + (ring << 2), value)
33 #define WRITE_CSR_RING_TAIL_GEN_LCEVF(csr_base_addr, bank, ring, value) \ argument
36 ADF_RING_CSR_RING_TAIL + ((ring) << 2), (value))
38 #define WRITE_CSR_RING_HEAD_GEN_LCEVF(csr_base_addr, bank, ring, value) \ argument
41 ADF_RING_CSR_RING_HEAD + ((ring) << 2), (value))
43 #define WRITE_CSR_RING_SRV_ARB_EN_GEN_LCEVF(csr_base_addr, bank, value) \ argument
[all …]
H A Dadf_transport_access_macros_gen_lce.h21 #define WRITE_CSR_RING_BASE_GEN_LCE(csr_base_addr, bank, ring, value) \ argument
24 l_base = (uint32_t)(value & 0xFFFFFFFF); \
25 u_base = (uint32_t)((value & 0xFFFFFFFF00000000ULL) >> 32); \
36 #define WRITE_CSR_RING_CONFIG_GEN_LCE(csr_base_addr, bank, ring, value) \ argument
39 ADF_RING_CSR_RING_CONFIG_GEN_LCE + (ring << 2), value)
41 #define WRITE_CSR_RING_TAIL_GEN_LCE(csr_base_addr, bank, ring, value) \ argument
44 ADF_RING_CSR_RING_TAIL + ((ring) << 2), value)
46 #define WRITE_CSR_RING_HEAD_GEN_LCE(csr_base_addr, bank, ring, value) \ argument
49 ADF_RING_CSR_RING_HEAD + ((ring) << 2), value)
H A Dadf_transport_access_macros_gen4.h22 #define WRITE_CSR_RING_BASE_GEN4(csr_base_addr, bank, ring, value) \ argument
25 l_base = (uint32_t)(value & 0xFFFFFFFF); \
26 u_base = (uint32_t)((value & 0xFFFFFFFF00000000ULL) >> 32); \
37 #define WRITE_CSR_RING_CONFIG_GEN4(csr_base_addr, bank, ring, value) \ argument
40 ADF_RING_CSR_RING_CONFIG_GEN4 + (ring << 2), value)
42 #define WRITE_CSR_RING_TAIL_GEN4(csr_base_addr, bank, ring, value) \ argument
45 ADF_RING_CSR_RING_TAIL + ((ring) << 2), value)
47 #define WRITE_CSR_RING_HEAD_GEN4(csr_base_addr, bank, ring, value) \ argument
50 ADF_RING_CSR_RING_HEAD + ((ring) << 2), value)
H A Dadf_transport_access_macros.h104 #define WRITE_CSR_RING_CONFIG(csr_base_addr, bank, ring, value) \ argument
106 ADF_RING_CSR_RING_CONFIG + (ring << 2), value)
107 #define WRITE_CSR_RING_BASE(csr_base_addr, bank, ring, value) \ argument
110 l_base = (uint32_t)(value & 0xFFFFFFFF); \
111 u_base = (uint32_t)((value & 0xFFFFFFFF00000000ULL) >> 32); \
117 #define WRITE_CSR_RING_HEAD(csr_base_addr, bank, ring, value) \ argument
119 ADF_RING_CSR_RING_HEAD + (ring << 2), value)
120 #define WRITE_CSR_RING_TAIL(csr_base_addr, bank, ring, value) \ argument
122 ADF_RING_CSR_RING_TAIL + (ring << 2), value)
130 #define WRITE_CSR_INT_COL_EN(csr_base_addr, bank, value) \ argument
[all …]
/dpdk/app/test-mldev/
H A Dparser.h28 int parser_read_uint64(uint64_t *value, const char *p);
29 int parser_read_uint32(uint32_t *value, const char *p);
30 int parser_read_uint16(uint16_t *value, const char *p);
31 int parser_read_uint8(uint8_t *value, const char *p);
33 int parser_read_uint64_hex(uint64_t *value, const char *p);
34 int parser_read_uint32_hex(uint32_t *value, const char *p);
35 int parser_read_uint16_hex(uint16_t *value, const char *p);
36 int parser_read_uint8_hex(uint8_t *value, const char *p);
38 int parser_read_int32(int32_t *value, const char *p);
39 int parser_read_int16(int16_t *value, const char *p);
H A Dparser.c90 parser_read_uint64(uint64_t *value, const char *p) in parser_read_uint64() argument
125 *value = val; in parser_read_uint64()
130 parser_read_int32(int32_t *value, const char *p) in parser_read_int32() argument
143 *value = val; in parser_read_int32()
148 parser_read_int16(int16_t *value, const char *p) in parser_read_int16() argument
161 *value = val; in parser_read_int16()
166 parser_read_uint64_hex(uint64_t *value, const char *p) in parser_read_uint64_hex() argument
181 *value = val; in parser_read_uint64_hex()
186 parser_read_uint32(uint32_t *value, const char *p) in parser_read_uint32() argument
197 *value = val; in parser_read_uint32()
[all …]
/dpdk/
H A Dmeson_options.txt3 option('check_includes', type: 'boolean', value: false, description:
5 option('cpu_instruction_set', type: 'string', value: 'auto',
9 option('disable_apps', type: 'string', value: '', description:
11 option('disable_drivers', type: 'string', value: '', description:
13 option('disable_libs', type: 'string', value: '', description:
15 option('drivers_install_subdir', type: 'string', value: 'dpdk/pmds-<VERSION>', description:
17 option('enable_docs', type: 'boolean', value: false, description:
19 option('enable_apps', type: 'string', value: '', description:
21 option('enable_deprecated_libs', type: 'string', value: '', description:
23 option('enable_drivers', type: 'string', value: '', description:
[all …]
/dpdk/app/test-eventdev/
H A Dparser.h26 int parser_read_uint64(uint64_t *value, const char *p);
27 int parser_read_uint32(uint32_t *value, const char *p);
28 int parser_read_uint16(uint16_t *value, const char *p);
29 int parser_read_uint8(uint8_t *value, const char *p);
31 int parser_read_uint64_hex(uint64_t *value, const char *p);
32 int parser_read_uint32_hex(uint32_t *value, const char *p);
33 int parser_read_uint16_hex(uint16_t *value, const char *p);
34 int parser_read_uint8_hex(uint8_t *value, const char *p);
36 int parser_read_int32(int32_t *value, const char *p);
H A Dparser.c79 parser_read_uint64(uint64_t *value, const char *p) in parser_read_uint64() argument
114 *value = val; in parser_read_uint64()
119 parser_read_int32(int32_t *value, const char *p) in parser_read_int32() argument
132 *value = val; in parser_read_int32()
137 parser_read_uint64_hex(uint64_t *value, const char *p) in parser_read_uint64_hex() argument
152 *value = val; in parser_read_uint64_hex()
157 parser_read_uint32(uint32_t *value, const char *p) in parser_read_uint32() argument
168 *value = val; in parser_read_uint32()
173 parser_read_uint32_hex(uint32_t *value, const char *p) in parser_read_uint32_hex() argument
184 *value = val; in parser_read_uint32_hex()
[all …]
/dpdk/examples/ip_pipeline/
H A Dparser.h29 int parser_read_uint64(uint64_t *value, const char *p);
30 int parser_read_uint32(uint32_t *value, const char *p);
31 int parser_read_uint16(uint16_t *value, const char *p);
32 int parser_read_uint8(uint8_t *value, const char *p);
34 int parser_read_uint64_hex(uint64_t *value, const char *p);
35 int parser_read_uint32_hex(uint32_t *value, const char *p);
36 int parser_read_uint16_hex(uint16_t *value, const char *p);
37 int parser_read_uint8_hex(uint8_t *value, const char *p);
H A Dparser.c81 parser_read_uint64(uint64_t *value, const char *p) in parser_read_uint64() argument
116 *value = val; in parser_read_uint64()
121 parser_read_uint64_hex(uint64_t *value, const char *p) in parser_read_uint64_hex() argument
136 *value = val; in parser_read_uint64_hex()
141 parser_read_uint32(uint32_t *value, const char *p) in parser_read_uint32() argument
152 *value = val; in parser_read_uint32()
157 parser_read_uint32_hex(uint32_t *value, const char *p) in parser_read_uint32_hex() argument
168 *value = val; in parser_read_uint32_hex()
173 parser_read_uint16(uint16_t *value, const char *p) in parser_read_uint16() argument
184 *value in parser_read_uint16()
189 parser_read_uint16_hex(uint16_t * value,const char * p) parser_read_uint16_hex() argument
205 parser_read_uint8(uint8_t * value,const char * p) parser_read_uint8() argument
221 parser_read_uint8_hex(uint8_t * value,const char * p) parser_read_uint8_hex() argument
310 int value; parse_mpls_labels() local
[all...]
/dpdk/drivers/raw/ifpga/base/osdep_raw/
H A Dosdep_generic.h49 static inline void opae_writeb(uint8_t value, volatile void *addr) in opae_writeb() argument
52 *(volatile uint8_t *)addr = value; in opae_writeb()
55 static inline void opae_writew(uint16_t value, volatile void *addr) in opae_writew() argument
58 *(volatile uint16_t *)addr = value; in opae_writew()
61 static inline void opae_writel(uint32_t value, volatile void *addr) in opae_writel() argument
64 *(volatile uint32_t *)addr = value; in opae_writel()
67 static inline void opae_writeq(uint64_t value, volatile void *addr) in opae_writeq() argument
70 *(volatile uint64_t *)addr = value; in opae_writeq()
/dpdk/drivers/bus/ifpga/
H A Difpga_common.h16 ifpga_get_string_arg(const char *key __rte_unused, const char *value, in ifpga_get_string_arg() argument
19 if (!value || !extra_args) in ifpga_get_string_arg()
22 *(char **)extra_args = strdup(value); in ifpga_get_string_arg()
31 ifpga_get_integer32_arg(const char *key __rte_unused, const char *value, in ifpga_get_integer32_arg() argument
34 if (!value || !extra_args) in ifpga_get_integer32_arg()
37 *(int *)extra_args = strtoull(value, NULL, 0); in ifpga_get_integer32_arg()

12345678910>>...14