| /dpdk/drivers/net/hns3/ |
| H A D | hns3_rxtx_vec.h | 104 uint64_t dma_addr; in hns3_rxq_rearm_mbuf() local 128 dma_addr = rte_mbuf_data_iova_default(rxep[0].mbuf); in hns3_rxq_rearm_mbuf() 129 rxdp[0].addr = rte_cpu_to_le_64(dma_addr); in hns3_rxq_rearm_mbuf() 132 dma_addr = rte_mbuf_data_iova_default(rxep[1].mbuf); in hns3_rxq_rearm_mbuf() 133 rxdp[1].addr = rte_cpu_to_le_64(dma_addr); in hns3_rxq_rearm_mbuf() 136 dma_addr = rte_mbuf_data_iova_default(rxep[2].mbuf); in hns3_rxq_rearm_mbuf() 137 rxdp[2].addr = rte_cpu_to_le_64(dma_addr); in hns3_rxq_rearm_mbuf() 140 dma_addr = rte_mbuf_data_iova_default(rxep[3].mbuf); in hns3_rxq_rearm_mbuf() 141 rxdp[3].addr = rte_cpu_to_le_64(dma_addr); in hns3_rxq_rearm_mbuf()
|
| /dpdk/drivers/net/hinic/base/ |
| H A D | hinic_pmd_wq.c | 21 dma_addr_t dma_addr = 0; in alloc_wq_pages() local 25 &dma_addr, socket_id); in alloc_wq_pages() 31 if (!ADDR_256K_ALIGNED(dma_addr)) { in alloc_wq_pages() 35 dma_addr); in alloc_wq_pages() 38 wq->queue_buf_paddr = dma_addr; in alloc_wq_pages()
|
| H A D | hinic_pmd_eqs.h | 75 dma_addr_t *dma_addr; member
|
| H A D | hinic_pmd_cmdq.h | 218 dma_addr_t dma_addr; member
|
| H A D | hinic_pmd_cmdq.c | 175 cmd_buf->buf = pci_pool_alloc(cmdqs->cmd_buf_pool, &cmd_buf->dma_addr); in hinic_alloc_cmd_buf() 192 pci_pool_free(cmdqs->cmd_buf_pool, cmd_buf->buf, cmd_buf->dma_addr); in hinic_free_cmd_buf() 233 hinic_set_sge(&sge_resp->sge, buf_out->dma_addr, in cmdq_set_completion() 240 hinic_set_sge(&wqe->buf_desc.sge, buf_in->dma_addr, buf_in->size); in cmdq_set_lcmd_bufdesc()
|
| H A D | hinic_pmd_hwdev.c | 308 void *dma_pool_alloc(struct pci_pool *pool, dma_addr_t *dma_addr) in dma_pool_alloc() argument 312 buf = hinic_dma_mem_zalloc(pool->hwdev, pool->elem_size, dma_addr, in dma_pool_alloc()
|
| /dpdk/drivers/net/sfc/ |
| H A D | sfc_ef100_tx.c | 351 rte_iova_t *dma_addr) in sfc_ef100_tx_map() argument 354 *dma_addr = iova; in sfc_ef100_tx_map() 356 *dma_addr = sfc_nic_dma_map(txq->nic_dma_info, iova, len); in sfc_ef100_tx_map() 357 if (unlikely(*dma_addr == RTE_BAD_IOVA)) in sfc_ef100_tx_map() 373 rte_iova_t dma_addr; in sfc_ef100_tx_qdesc_send_create() local 409 rte_pktmbuf_data_len(m), &dma_addr); in sfc_ef100_tx_qdesc_send_create() 414 ESF_GZ_TX_SEND_ADDR, dma_addr, in sfc_ef100_tx_qdesc_send_create() 600 rte_iova_t dma_addr; in sfc_ef100_xmit_tso_pkt() local 625 rte_pktmbuf_data_len(m_seg), &dma_addr); in sfc_ef100_xmit_tso_pkt() 632 sfc_ef100_tx_qdesc_seg_create(dma_addr, in sfc_ef100_xmit_tso_pkt() [all …]
|
| H A D | sfc_nic_dma.h | 23 efsys_dma_addr_t *dma_addr);
|
| H A D | sfc_nic_dma.c | 273 efsys_dma_addr_t *dma_addr) in sfc_nic_dma_mz_map() argument 287 rc = efx_nic_dma_map(sa->nic, addr_type, mz->iova, mz->len, dma_addr); in sfc_nic_dma_mz_map() 325 rc = efx_nic_dma_map(sa->nic, addr_type, mz->iova, mz->len, dma_addr); in sfc_nic_dma_mz_map()
|
| H A D | sfc_ef100_rx.c | 180 rte_iova_t dma_addr; in sfc_ef100_rx_qrefill() local 184 dma_addr = rte_mbuf_data_iova_default(m); in sfc_ef100_rx_qrefill() 186 dma_addr = sfc_nic_dma_map(rxq->nic_dma_info, in sfc_ef100_rx_qrefill() 187 dma_addr, in sfc_ef100_rx_qrefill() 189 if (unlikely(dma_addr == RTE_BAD_IOVA)) { in sfc_ef100_rx_qrefill() 208 ESF_GZ_RX_BUF_ADDR, dma_addr); in sfc_ef100_rx_qrefill()
|
| /dpdk/drivers/crypto/octeontx/ |
| H A D | otx_cryptodev_hw_access.c | 271 base_addr = (uint64_t)(cptvf->cqueue.chead[0].dma_addr); in otx_cpt_vfvq_init() 518 uint64_t dma_addr = 0, alloc_len, used_len; in otx_cpt_get_resource() local 562 dma_addr = rz->iova; in otx_cpt_get_resource() 580 dma_addr += qlen * RTE_ALIGN(sizeof(cptvf->pqueue.rid_queue[0]), 8); in otx_cpt_get_resource() 586 dma_addr += RTE_ALIGN(used_len, pg_sz) - used_len; in otx_cpt_get_resource() 598 chunk->dma_addr = dma_addr; in otx_cpt_get_resource() 602 dma_addr += csize; in otx_cpt_get_resource() 608 *next_ptr = (uint64_t)chunk->dma_addr; in otx_cpt_get_resource() 614 *next_ptr = (uint64_t)chunk_head->dma_addr; in otx_cpt_get_resource()
|
| /dpdk/drivers/common/idpf/ |
| H A D | idpf_common_rxtx.c | 374 uint64_t dma_addr; in idpf_qc_single_rxq_mbufs_alloc() local 390 dma_addr = in idpf_qc_single_rxq_mbufs_alloc() 394 rxd->pkt_addr = dma_addr; in idpf_qc_single_rxq_mbufs_alloc() 409 uint64_t dma_addr; in idpf_qc_split_rxq_mbufs_alloc() local 425 dma_addr = in idpf_qc_split_rxq_mbufs_alloc() 432 rxd->pkt_addr = dma_addr; in idpf_qc_split_rxq_mbufs_alloc() 573 uint64_t dma_addr; in idpf_split_rx_bufq_refill() local 587 dma_addr = rte_cpu_to_le_64(rte_mbuf_data_iova_default(nmb[i])); in idpf_split_rx_bufq_refill() 589 rx_buf_desc->pkt_addr = dma_addr; in idpf_split_rx_bufq_refill() 608 dma_addr = rte_cpu_to_le_64(rte_mbuf_data_iova_default(nmb[i])); in idpf_split_rx_bufq_refill() [all …]
|
| /dpdk/drivers/crypto/cnxk/ |
| H A D | cnxk_sg.h | 12 fill_sg_comp(struct roc_sglist_comp *list, uint32_t i, phys_addr_t dma_addr, uint32_t size) in fill_sg_comp() argument 17 to->ptr[i % 4] = rte_cpu_to_be_64(dma_addr); in fill_sg_comp() 175 fill_sg2_comp(struct roc_sg2list_comp *list, uint32_t i, phys_addr_t dma_addr, uint32_t size) in fill_sg2_comp() argument 180 to->ptr[i % 3] = (dma_addr); in fill_sg2_comp()
|
| /dpdk/drivers/net/hinic/ |
| H A D | hinic_pmd_rx.c | 886 dma_addr_t *dma_addr) in hinic_rx_alloc_mbuf() argument 895 *dma_addr = rte_mbuf_data_iova_default(mbuf); in hinic_rx_alloc_mbuf() 904 dma_addr_t dma_addr; in hinic_rearm_rxq_mbuf() local 930 dma_addr = rte_mbuf_data_iova_default(rearm_mbufs[i]); in hinic_rearm_rxq_mbuf() 932 cpu_to_be32(upper_32_bits(dma_addr)); in hinic_rearm_rxq_mbuf() 934 cpu_to_be32(lower_32_bits(dma_addr)); in hinic_rearm_rxq_mbuf() 951 dma_addr_t dma_addr; in hinic_rx_alloc_pkts() local 957 mb = hinic_rx_alloc_mbuf(rxq, &dma_addr); in hinic_rx_alloc_pkts() 971 cpu_to_be32(upper_32_bits(dma_addr)); in hinic_rx_alloc_pkts() 973 cpu_to_be32(lower_32_bits(dma_addr)); in hinic_rx_alloc_pkts()
|
| /dpdk/drivers/net/ena/base/ |
| H A D | ena_com.h | 181 dma_addr_t dma_addr; member 190 dma_addr_t dma_addr; member 254 dma_addr_t dma_addr; member
|
| H A D | ena_com.c | 99 ENA_MEM_ALLOC_COHERENT(admin_queue->q_dmadev, size, sq->entries, sq->dma_addr, in ena_com_admin_init_sq() 122 ENA_MEM_ALLOC_COHERENT(admin_queue->q_dmadev, size, cq->entries, cq->dma_addr, in ena_com_admin_init_cq() 147 aenq->dma_addr, in ena_com_admin_init_aenq() 158 addr_low = ENA_DMA_ADDR_TO_UINT32_LOW(aenq->dma_addr); in ena_com_admin_init_aenq() 159 addr_high = ENA_DMA_ADDR_TO_UINT32_HIGH(aenq->dma_addr); in ena_com_admin_init_aenq() 1720 sq->dma_addr, sq->mem_handle); in ena_com_admin_destroy() 1726 cq->dma_addr, cq->mem_handle); in ena_com_admin_destroy() 1732 aenq->dma_addr, aenq->mem_handle); in ena_com_admin_destroy() 2117 addr_low = ENA_DMA_ADDR_TO_UINT32_LOW(admin_queue->sq.dma_addr); in ena_com_admin_init() 2118 addr_high = ENA_DMA_ADDR_TO_UINT32_HIGH(admin_queue->sq.dma_addr); in ena_com_admin_init() [all …]
|
| /dpdk/drivers/common/sfc_efx/base/ |
| H A D | efx_mcdi.c | 2851 efx_qword_t *dma_addr; in efx_mcdi_init_evq() local 2979 dma_addr = MCDI_IN2(req, efx_qword_t, INIT_EVQ_V2_IN_DMA_ADDR); in efx_mcdi_init_evq() 2983 EFX_POPULATE_QWORD_2(*dma_addr, in efx_mcdi_init_evq() 2987 dma_addr++; in efx_mcdi_init_evq() 3086 efx_qword_t *dma_addr; in efx_mcdi_init_rxq() local 3179 dma_addr = MCDI_IN2(req, efx_qword_t, INIT_RXQ_IN_DMA_ADDR); in efx_mcdi_init_rxq() 3183 EFX_POPULATE_QWORD_2(*dma_addr, in efx_mcdi_init_rxq() 3187 dma_addr++; in efx_mcdi_init_rxq() 3261 efx_qword_t *dma_addr; in efx_mcdi_init_txq() local 3311 dma_addr = MCDI_IN2(req, efx_qword_t, INIT_TXQ_IN_DMA_ADDR); in efx_mcdi_init_txq() [all …]
|
| /dpdk/drivers/common/cpt/ |
| H A D | cpt_mcode_defines.h | 400 phys_addr_t dma_addr; member
|
| /dpdk/drivers/net/cxgbe/base/ |
| H A D | adapter.h | 78 dma_addr_t dma_addr; member
|
| /dpdk/drivers/net/cxgbe/ |
| H A D | sge.c | 194 return adapter->sge.fl_buffer_size[d->dma_addr & RX_BUF_SIZE]; in get_buf_size() 290 sd->dma_addr = mapping; /* includes size low bits */ in set_rx_sw_desc()
|
| /dpdk/drivers/net/bnx2x/ |
| H A D | bnx2x.h | 1785 void bnx2x_write_dmae(struct bnx2x_softc *sc, rte_iova_t dma_addr,
|
| /dpdk/doc/guides/rel_notes/ |
| H A D | release_20_11.rst | 449 having ``iova`` in their names instead of ``dma_addr`` or ``mtophys``.
|