Home
last modified time | relevance | path

Searched full:ret (Results 1 – 25 of 13679) sorted by relevance

12345678910>>...548

/llvm-project/llvm/test/Transforms/InstSimplify/
H A Dcanonicalize.ll6 ; CHECK-NEXT: ret float 0.000000e+00
8 %ret = call float @llvm.canonicalize.f32(float 0.0)
9 ret float %ret
14 ; CHECK-NEXT: ret float -0.000000e+00
16 %ret = call float @llvm.canonicalize.f32(float -0.0)
17 ret float %ret
22 ; CHECK-NEXT: ret <2 x float> zeroinitializer
24 %ret
[all...]
H A Dexp10.ll16 ; CHECK-NEXT: ret float [[EXP101]]
20 ret float %exp101
28 ; CHECK-NEXT: ret <2 x float> [[EXP101]]
32 ret <2 x float> %exp101
39 ; CHECK-NEXT: ret float [[EXP101]]
43 ret float %exp101
51 ; CHECK-NEXT: ret <vscale x 2 x float> [[EXP101]]
55 ret <vscale x 2 x float> %exp101
60 ; CHECK-NEXT: [[RET:%.*]] = call float @llvm.exp10.f32(float poison)
61 ; CHECK-NEXT: ret floa
[all...]
H A Dundef.ll6 ; CHECK-NEXT: ret i64 undef
9 ret i64 %r
14 ; CHECK-NEXT: ret i64 undef
17 ret i64 %r
22 ; CHECK-NEXT: ret i64 undef
25 ret i64 %r
30 ; CHECK-NEXT: ret i64 0
33 ret i64 %r
38 ; CHECK-NEXT: ret i64 0
41 ret i64 %r
[all …]
H A Dfptoi-sat.ll22 ; CHECK-NEXT: ret i32 0
25 ret i32 %r
30 ; CHECK-NEXT: ret i32 0
33 ret i32 %r
38 ; CHECK-NEXT: ret i32 0
41 ret i32 %r
46 ; CHECK-NEXT: ret i32 0
49 ret i32 %r
54 ; CHECK-NEXT: ret i32 42
57 ret i32 %r
[all …]
H A Dconstantfold-shl-nuw-C-to-C.ll12 ; CHECK-NEXT: ret i8 -1
14 %ret = shl nuw i8 -1, %x
16 ret i8 %ret
21 ; CHECK-NEXT: ret i8 -1
23 %ret = shl nuw nsw i8 -1, %x
25 ret i8 %ret
30 ; CHECK-NEXT: ret i8 -128
32 %ret
[all...]
H A Dfp-undef-poison.ll6 ; CHECK-NEXT: ret float 0x7FF8000000000000
9 ret float %r
14 ; CHECK-NEXT: ret float poison
17 ret float %r
22 ; CHECK-NEXT: ret float 0x7FF8000000000000
25 ret float %r
30 ; CHECK-NEXT: ret float poison
33 ret float %r
38 ; CHECK-NEXT: ret float 0x7FF8000000000000
41 ret float %r
[all …]
/llvm-project/llvm/test/CodeGen/NVPTX/
H A Darithmetic-int.ll15 ; CHECK: ret
16 %ret = add i64 %a, %b
17 ret i64 %ret
22 ; CHECK: ret
23 %ret = sub i64 %a, %b
24 ret i64 %ret
29 ; CHECK: ret
30 %ret
[all...]
H A Datomics.ll8 %ret = atomicrmw add ptr %addr, i32 %val seq_cst
9 ret i32 %ret
15 %ret = atomicrmw add ptr %addr, i64 %val seq_cst
16 ret i64 %ret
23 %ret = atomicrmw sub ptr %subr, i32 %val seq_cst
24 ret i32 %ret
31 %ret
[all...]
H A Dcompare-int.ll16 ; CHECK: ret
18 %ret = zext i1 %cmp to i64
19 ret i64 %ret
25 ; CHECK: ret
27 %ret = zext i1 %cmp to i64
28 ret i64 %ret
34 ; CHECK: ret
36 %ret
[all...]
/llvm-project/llvm/test/Transforms/InstCombine/
H A Dmemrchr-3.ll18 ; CHECK-NEXT: ret ptr null
21 %ret = call ptr @memrchr(ptr @ax, i32 %C, i64 0)
22 ret ptr %ret
30 ; CHECK-NEXT: ret ptr null
33 %ret = call ptr @memrchr(ptr @a12345, i32 3, i64 0)
34 ret ptr %ret
42 ; CHECK-NEXT: ret ptr @a12345
44 %ret
[all...]
H A Ddisable-simplify-libcalls.ll55 %ret = call double @ceil(double %x)
56 ret double %ret
62 %ret = call double @copysign(double %x, double %y)
63 ret double %ret
70 ret double %call
76 %ret = call double @fabs(double %x)
77 ret double %ret
83 %ret = call double @floor(double %x)
84 ret double %ret
90 %ret = call ptr @strcat(ptr %x, ptr @empty)
[all …]
H A Dffs-1.ll19 ; ALL-NEXT: ret i32 0
21 %ret = call i32 @ffs(i32 0)
22 ret i32 %ret
27 ; GENERIC-NEXT: [[RET:%.*]] = call i32 @ffsl(i32 0)
28 ; GENERIC-NEXT: ret i32 [[RET]]
31 ; TARGET-NEXT: ret i32 0
33 %ret = call i32 @ffsl(i32 0)
34 ret i32 %ret
39 ; GENERIC-NEXT: [[RET:%.*]] = call i32 @ffsll(i64 0)
40 ; GENERIC-NEXT: ret i32 [[RET]]
[all …]
H A Dicmp-shr-lt-gt.ll7 ; CHECK-NEXT: ret i1 [[C]]
11 ret i1 %c
17 ; CHECK-NEXT: ret i1 [[C]]
21 ret i1 %c
27 ; CHECK-NEXT: ret i1 [[C]]
31 ret i1 %c
37 ; CHECK-NEXT: ret i1 [[C]]
41 ret i1 %c
47 ; CHECK-NEXT: ret i1 [[C]]
51 ret i
[all...]
H A Dset-lowbits-mask-canonicalize.ll21 ; CHECK-NEXT: [[RET:%.*]] = xor i32 [[NOTMASK]], -1
22 ; CHECK-NEXT: ret i32 [[RET]]
25 %ret = add i32 %setbit, -1
26 ret i32 %ret
32 ; CHECK-NEXT: [[RET:%.*]] = xor i32 [[NOTMASK]], -1
33 ; CHECK-NEXT: ret i32 [[RET]]
36 %ret
[all...]
H A Dcanonicalize-ashr-shl-to-masking.ll19 ; CHECK-NEXT: [[RET:%.*]] = and i8 [[TMP1]], [[X:%.*]]
20 ; CHECK-NEXT: ret i8 [[RET]]
23 %ret = shl i8 %tmp0, %y
24 ret i8 %ret
29 ; CHECK-NEXT: [[RET:%.*]] = and i8 [[X:%.*]], -8
30 ; CHECK-NEXT: ret i8 [[RET]]
33 %ret
[all...]
H A Dfortify-folding.ll15 ; CHECK-NEXT: ret ptr [[MEMCCPY]]
17 %ret = call ptr @__memccpy_chk(ptr @a, ptr @b, i32 0, i64 60, i64 -1)
18 ret ptr %ret
23 ; CHECK-NEXT: [[RET:%.*]] = call ptr @__memccpy_chk(ptr nonnull @a, ptr nonnull @b, i32 0, i64 60, i64 59)
24 ; CHECK-NEXT: ret ptr [[RET]]
26 %ret = call ptr @__memccpy_chk(ptr @a, ptr @b, i32 0, i64 60, i64 59)
27 ret ptr %ret
[all...]
H A Dcanonicalize-lshr-shl-to-masking.ll19 ; CHECK-NEXT: [[RET:%.*]] = and i8 [[TMP1]], [[X:%.*]]
20 ; CHECK-NEXT: ret i8 [[RET]]
23 %ret = shl i8 %t0, %y
24 ret i8 %ret
30 ; CHECK-NEXT: ret i8 [[T0]]
33 %ret = shl i8 %t0, 3
34 ret i8 %ret
[all...]
H A Dcanonicalize-shl-lshr-to-masking.ll18 ; CHECK-NEXT: [[RET:%.*]] = and i32 [[TMP1]], [[X:%.*]]
19 ; CHECK-NEXT: ret i32 [[RET]]
22 %ret = lshr i32 %t0, %y
23 ret i32 %ret
29 ; CHECK-NEXT: ret i32 [[T0]]
32 %ret = lshr i32 %t0, 5
33 ret i32 %ret
[all...]
/llvm-project/llvm/test/CodeGen/Generic/
H A Dswitch-lower.ll24 ret void
116 ret void
119 ret void
122 ret void
125 ret void
128 ret void
131 ret void
134 ret void
137 ret void
140 ret void
[all …]
/llvm-project/llvm/test/Transforms/Inline/AMDGPU/
H A Dinline-denormal-fp-math.ll7 ; CHECK-NEXT: ret i32 0
9 ret i32 0
14 ; CHECK-NEXT: ret i32 1
16 ret i32 1
21 ; CHECK-NEXT: ret i32 2
23 ret i32 2
28 ; CHECK-NEXT: ret i32 3
30 ret i32 3
35 ; CHECK-NEXT: ret i32 4
37 ret i32 4
[all …]
/llvm-project/llvm/test/Transforms/InstSimplify/ConstProp/
H A Dfp-undef.ll13 ; CHECK-NEXT: ret double undef
16 ret double %r
21 ; CHECK-NEXT: ret double undef
24 ret double %r
29 ; CHECK-NEXT: ret double undef
32 ret double %r
37 ; CHECK-NEXT: ret double undef
40 ret double %r
45 ; CHECK-NEXT: ret double undef
48 ret double %r
[all …]
/llvm-project/lld/test/wasm/Inputs/
H A Dmany-funcs.ll9 ret i32 %0
15 ret i32 %0
21 ret i32 %0
27 ret i32 %0
33 ret i32 %0
39 ret i32 %0
45 ret i32 %0
51 ret i32 %0
57 ret i32 %0
63 ret i32 %0
[all …]
/llvm-project/llvm/test/Transforms/InstCombine/NVPTX/
H A Dnvvm-intrins.ll26 %ret = call double @llvm.nvvm.ceil.d(double %a)
27 ret double %ret
33 %ret = call float @llvm.nvvm.ceil.f(float %a)
34 ret float %ret
40 %ret = call float @llvm.nvvm.ceil.ftz.f(float %a)
41 ret float %ret
47 %ret
[all...]
/llvm-project/llvm/test/CodeGen/SystemZ/
H A Dvec-move-09.ll10 %ret = insertelement <16 x i8> %val, i8 0, i32 0
11 ret <16 x i8> %ret
19 %ret = insertelement <16 x i8> %val, i8 100, i32 15
20 ret <16 x i8> %ret
28 %ret = insertelement <16 x i8> %val, i8 127, i32 10
29 ret <16 x i8> %ret
37 %ret = insertelement <16 x i8> %val, i8 128, i32 11
38 ret <16 x i8> %ret
46 %ret = insertelement <16 x i8> %val, i8 255, i32 12
47 ret <16 x i8> %ret
[all …]
H A Dvec-move-05.ll10 %ret = extractelement <16 x i8> %val, i32 0
11 ret i8 %ret
19 %ret = extractelement <16 x i8> %val, i32 15
20 ret i8 %ret
29 %ret = extractelement <16 x i8> %val, i32 100000
30 ret i8 %ret
38 %ret = extractelement <16 x i8> %val, i32 %index
39 ret i8 %ret
47 %ret = extractelement <8 x i16> %val, i32 0
48 ret i16 %ret
[all …]

12345678910>>...548