Home
last modified time | relevance | path

Searched +full:clear +full:- +full:bit (Results 1 – 25 of 1065) sorted by relevance

12345678910>>...43

/freebsd-src/sys/contrib/alpine-hal/
H A Dal_hal_pcie_w_reg.h1 /*-
10 found at http://www.gnu.org/licenses/gpl-2.0.html
361 * on clear of the last register in the bind.
368 * on clear of the last register in the bind.
376 * - If MSI-X is enabled and auto_clear control bit =TRUE, automatically
377 * cleared after MSI-X message associated with this specific interrupt
378 * bit is sent (MSI-X acknowledge is received).
379 * - Software can set a bit in this register by writing 1 to the
380 * associated bit in the Interrupt Cause Set register
381 * Write-0 clears a bit. Write-1 has no effect.
[all …]
H A Dal_hal_reg_utils.h1 /*-
10 found at http://www.gnu.org/licenses/gpl-2.0.html
53 /* *INDENT-OFF* */
57 /* *INDENT-ON* */
65 /** get field out of 32 bit register */
68 /** set field of 32 bit register */
74 /** set field of 64 bit register */
80 /** get single bit out of 32 bit register */
87 /** set single bit field of 32 bit register to a given value */
91 /** set single bit of 32 bit register to 1 */
[all …]
/freebsd-src/sys/dev/ichiic/
H A Dig4_reg.h40 …ntel.com/content/dam/www/public/us/en/documents/datasheets/4th-gen-core-family-mobile-i-o-datashee…
42 * This is a from-scratch driver under the BSD license using the Intel data
61 * Register width is 32-bits
89 #define IG4_REG_CLR_INTR 0x0040 /* RO Clear Interrupt */
90 #define IG4_REG_CLR_RX_UNDER 0x0044 /* RO Clear RX_Under Interrupt */
91 #define IG4_REG_CLR_RX_OVER 0x0048 /* RO Clear RX_Over Interrupt */
92 #define IG4_REG_CLR_TX_OVER 0x004C /* RO Clear TX_Over Interrupt */
93 #define IG4_REG_CLR_RD_REQ 0x0050 /* RO Clear RD_Req Interrupt */
94 #define IG4_REG_CLR_TX_ABORT 0x0054 /* RO Clear TX_Abort Interrupt */
95 #define IG4_REG_CLR_RX_DONE 0x0058 /* RO Clear RX_Done Interrupt */
[all …]
/freebsd-src/contrib/llvm-project/lldb/include/lldb/Utility/
H A DFlags.h1 //===-- Flags.h -------------------------------------------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
24 /// The value type for flags is a 32 bit unsigned integer type.
27 /// Construct with initial flag bit values.
54 /// Clear one or more flags.
61 ValueType Clear(ValueType mask = ~static_cast<ValueType>(0)) {
92 /// Test a single flag bit.
95 /// \b true if \a bit is set, \b false otherwise.
96 bool Test(ValueType bit) const { return (m_flags & bit) != 0; } in Test() argument
[all …]
/freebsd-src/tests/sys/sys/
H A Dbitset_test.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
18 #include <atf-c.h>
29 int prev = -1; \ in ATF_TC_BODY()
32 ATF_REQUIRE_MSG(prev < i, "incorrect bit ordering"); \ in ATF_TC_BODY()
34 "bit %d is not set", i); \ in ATF_TC_BODY()
38 prev = -1; \ in ATF_TC_BODY()
40 ATF_REQUIRE_MSG(prev < i, "incorrect bit ordering"); \ in ATF_TC_BODY()
42 "bit %d is set", i); \ in ATF_TC_BODY()
50 * of set and clear bits and make sure they match what we expect. in ATF_TC_BODY()
[all …]
H A Dbitstring_test.c1 /*-
37 #include <atf-c.h>
64 _BITSTR_BITS - 1, in bitstring_test_runner()
67 2 * _BITSTR_BITS - 1, in bitstring_test_runner()
127 "bit_set_%d_%s: Failed on bit %d", in BITSTRING_TC_DEFINE()
146 "bit_clear_%d_%s: Failed on bit %d", in BITSTRING_TC_DEFINE()
162 ATF_REQUIRE_MSG(found_set_bit == -1, in BITSTRING_TC_DEFINE()
163 "bit_ffs_%d_%s: Failed all clear bits.", nbits, memloc); in BITSTRING_TC_DEFINE()
168 bit_nclear(bitstr, 0, i - 1); in BITSTRING_TC_DEFINE()
172 "bit_ffs_%d_%s: Failed on bit %d, Result %d", in BITSTRING_TC_DEFINE()
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/gpio/
H A Dgpio-mmio.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/gpio/gpio-mmio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Linus Walleij <linus.walleij@linaro.org>
11 - Bartosz Golaszewski <brgl@bgdev.pl>
15 of set/clear-bit registers. Such controllers are common for glue logic in
16 FPGAs or ASICs. Commonly, these controllers are accessed over memory-mapped
17 NAND-style parallel busses.
22 - brcm,bcm6345-gpio
[all …]
/freebsd-src/sys/contrib/edk2/Include/Library/
H A DDebugLib.h11 Copyright (c) 2006 - 2020, Intel Corporation. All rights reserved.<BR>
12 SPDX-License-Identifier: BSD-2-Clause-Patent
77 If any bit in ErrorLevel is also set in DebugPrintErrorLevelLib function
102 If any bit in ErrorLevel is also set in DebugPrintErrorLevelLib function
128 If any bit in ErrorLevel is also set in DebugPrintErrorLevelLib function
153 to the debug output device. If DEBUG_PROPERTY_ASSERT_BREAKPOINT_ENABLED bit of
155 DEBUG_PROPERTY_ASSERT_DEADLOOP_ENABLED bit of PcdDebugProperyMask is set then
185 If Length is greater than (MAX_ADDRESS - Buffer + 1), then ASSERT().
204 This function returns TRUE if the DEBUG_PROPERTY_DEBUG_ASSERT_ENABLED bit of
207 @retval TRUE The DEBUG_PROPERTY_DEBUG_ASSERT_ENABLED bit of PcdDebugProperyMask is set.
[all …]
/freebsd-src/contrib/llvm-project/compiler-rt/lib/sanitizer_common/
H A Dsanitizer_bitvector.h1 //===-- sanitizer_bitvector.h --------
28 void clear() { bits_ = 0; } clear() function
93 void clear() { bv_.clear(); } clear() function
122 void clear() { clear() function
[all...]
/freebsd-src/sys/dev/ntb/
H A Dntb.h1 /*-
41 * ntb_link_event() - notify driver context of a change in link status
50 * ntb_db_event() - notify driver context of a doorbell event
65 * ntb_port_number() - get the local port number
75 * ntb_port_count() - get the number of peer device ports
85 * ntb_peer_port_number() - get the peer port by given index
97 * ntb_peer_port_idx() - get the peer device port index by given port
110 * ntb_link_is_up() - get the current ntb link state
112 * @speed: OUT - The link speed expressed as PCIe generation number
113 * @width: OUT - The link width expressed as the number of PCIe lanes
[all …]
/freebsd-src/contrib/sendmail/include/sm/
H A Dbitops.h2 * Copyright (c) 1998-2001 Proofpoint, Inc. and its suppliers.
4 * Copyright (c) 1983, 1995-1997 Eric P. Allman. All rights reserved.
13 * $Id: bitops.h,v 1.3 2013-11-22 20:51:31 ca Exp $
20 ** Data structure for bit maps.
22 ** Each bit in this map can be referenced by an ascii character.
23 ** This is 256 possible bits, or 32 8-bit bytes.
26 # define BITMAPBITS 256 /* number of bits in a bit map */
28 # define BITMAPBYTES (BITMAPBITS / BYTEBITS) /* number of bytes in bit map */
29 # define BITMAPMAX ((BITMAPBYTES / sizeof (int)) - 1)
34 # define _BITWORD(bit) (((unsigned char)(bit) / (BYTEBITS * sizeof (int))) & BITMAPMAX) argument
[all …]
/freebsd-src/bin/chmod/
H A Dchmod.11 .\"-
53 .Bl -tag -width indent
116 Only the owner of a file or the super-user is permitted to change
119 .Ex -std
125 .Bl -tag -width 6n -compact -offset indent
127 (the setuid bit).
128 Executable files with this bit set
130 Directories with this bit set will force all files and
131 sub-directories created in them to be owned by the directory owner
140 (the setgid bit).
[all …]
/freebsd-src/sys/dev/msk/
H A Dif_mskreg.h17 * are provided to you under the BSD-type license terms provided
22 * - Redistributions of source code must retain the above copyright
24 * - Redistributions in binary form must reproduce the above
28 * - Neither the name of Marvell nor the names of its contributors
48 /*-
49 * SPDX-License-Identifier: BSD-4-Clause AND BSD-3-Clause
65 * 4. Neither the name of the author nor the names of any co-contributors
82 /*-
110 * D-Link PCI vendor ID
154 * D-Link gigabit ethernet device ID
[all …]
/freebsd-src/sys/dev/pms/RefTisa/sallsdk/spc/
H A Dsahwreg.h2 *Copyright (c) 2014 PMC-Sierra, Inc. All rights reserved.
34 /* Message Unit Registers - BAR0(0x10), BAR0(win) */
36 /* i2o=1 space register offsets - MU_I2O_ENABLE */
52 /* i2o=0 space register offsets - ~MU_I2O_ENABLE */
53 #define MSGU_IBDB_SET 0x04 /* RevA - Write only, RevB - Read/Write */
58 #define MSGU_IBDB_CLEAR 0x20 /* RevB - Host not use */
85 #define V_Inbound_Doorbell_Set_Register 0x00 /* Host R/W Local INT 0x0 MSGU - Inbound D…
86 #define V_Inbound_Doorbell_Set_RegisterU 0x04 /* Host R/W Local INT 0x4 MSGU - Inbound D…
87 …r_Register 0x08 /* Host No access Local W, R all 0s 0x8 MSGU - Inbound Doorbell Clear */
88 …r_RegisterU 0x0C /* Host No access Local W, R all 0s 0xC MSGU - Inbound Doorbell Clear */
[all …]
/freebsd-src/contrib/llvm-project/clang/lib/Headers/
H A Dtmmintrin.h1 /*===---- tmmintrin.h - SSSE3 intrinsics -----
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DFunctionLoweringInfo.cpp1 //===-- FunctionLoweringInfo.cpp --------
344 void FunctionLoweringInfo::clear() { clear() function in FunctionLoweringInfo
[all...]
/freebsd-src/contrib/arm-optimized-routines/string/aarch64/
H A Dmemchr.S2 * memchr - find a character in a memory zone
4 * Copyright (c) 2014-2022, Arm Limited.
5 * SPDX-License-Identifier: MIT OR Apache-2.0 WITH LLVM-exception
10 * ARMv8-a, AArch64
41 * For each 32-byte chunk we calculate a 64-bit syndrom
[all...]
/freebsd-src/sys/dev/ice/
H A Dice_bitops.h1 /* SPDX-License-Identifier: BSD-3-Clause */
50 /* Determine which chunk a bit belongs in */
53 #define BITS_TO_CHUNKS(sz) (((sz) + BITS_PER_CHUNK - 1) / BITS_PER_CHUNK)
54 /* Which bit inside a chunk this bit corresponds to */
57 #define LAST_CHUNK_BITS(nr) ((((nr) - 1) % BITS_PER_CHUNK) + 1)
60 (BITS_PER_CHUNK - LAST_CHUNK_BIT
452 u16 bit = 0; ice_bitmap_hweight() local
[all...]
/freebsd-src/contrib/pjdfstest/tests/granular/
H A D02.t3 # $FreeBSD: head/tools/regression/pjdfstest/tests/granular/02.t 211352 2010-08-15 21:24:17Z pjd $
5 desc="NFSv4 granular permissions checking - ACL_READ_ACL and ACL_WRITE_ACL"
25 expect 0 -u 65534 -g 65534 readacl ${n0}
28 expect EACCES -u 65534 -g 65534 readacl ${n0}
30 expect 0 -u 65534 -g 65534 readacl ${n0}
36 expect EPERM -u 65534 -g 65534 prependacl ${n0} user:65534:read_data::allow
38 expect 0 -u 65534 -g 65534 prependacl ${n0} user:65534:read_data::allow
43 expect EPERM -u 65534 -g 65534 chmod ${n0} 0777
45 expect 0 -u 65534 -g 65534 chmod ${n0} 0777
53 # 3. Modifying ACL does not clear SUID nor SGID bits.
[all …]
/freebsd-src/sys/isa/
H A Dpnpreg.h1 /*-
2 * SPDX-License-Identifier: BSD-4-Clause
18 * 4. Neither the name of the author nor the names of any co-contributors
57 state to compare one bit of the boards ID.
66 Bit[2] Reset CSN to 0
67 Bit[1] Return to the Wait for Key state
68 Bit[0] Reset all logical devices and restore configuration
69 registers to their power-up values.
71 A write to bit[0] of this register performs a reset function on
76 A write to bit[1] of this register causes all cards to enter the
[all …]
/freebsd-src/sys/sys/
H A Dbitstring.h1 /*-
2 * SPDX-License-Identifier: BSD-3-Clause
74 /*---------------------- Private Implementation Details ----------------------*/
80 (((size_t)(x) + (y) - 1) & ~((size_t)(y) - 1))
82 /* bitstr_t in bit string containing the bit. */
89 /* bit number within bitstr_t at _bit_idx(_bit). */
96 /* Mask for the bit within its long. */
107 (_BITSTR_MASK >> (_BITSTR_BITS - _bit_offset(_stop) - 1))); in _bit_make_mask()
110 /*----------------------------- Public Interface -----------------------------*/
111 /* Number of bytes allocated for a bit string of nbits bits */
[all …]
/freebsd-src/stand/i386/pxeldr/
H A Dpxeldr.S33 * separate PXE-aware client just to load the loader.
51 .set MEM_BIOS_KEYBOARD,0x496 # BDA byte with keyboard bit
66 .set SEL_SCODE,0x18 # PM-32 code
67 .set SEL_SCODE16,0x20 # PM-16 code
73 * Bit in MEM_BIOS_KEYBOARD that is set if an enhanced keyboard is present
93 andl $0xffff, %ecx # clear upper words
98 movw $welcome_msg, %si # %ds:(%si) -> welcome message
103 movw $bootinfo_msg, %si # %ds:(%si) -> boot args message
105 movw $MEM_ARG, %bx # %ds:(%bx) -> boot args
106 movw %bx, %di # %es:(%di) -> boot args
[all …]
/freebsd-src/contrib/llvm-project/lldb/source/Plugins/Architecture/Arm/
H A DArchitectureArm.cpp1 //===-- ArchitectureArm.cpp -----------------------------------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
24 "Arm-specific algorithms", in LLDB_PLUGIN_DEFINE()
41 // won't actually execute this instruction. If this happens we need to clear in OverrideStopInfo()
60 // use 16 and 32 bit instruction for 16 and 32 bit thumb instructions in OverrideStopInfo()
61 // respectively. If your debugger inserts a 16 bit thumb trap on top of a 32 in OverrideStopInfo()
62 // bit thumb instruction for an opcode that is inside an if/then, it will in OverrideStopInfo()
64 // 16 bit trap and then cause your program to crash if it executes the in OverrideStopInfo()
65 // trailing 16 bits (the second half of the 32 bit thumb instruction you in OverrideStopInfo()
[all …]
/freebsd-src/sys/dev/ixgbe/
H A Dixgbe_common.c2 SPDX-License-Identifier: BSD-3-Clause
4 Copyright (c) 2001-2020, Intel Corporation
64 * ixgbe_init_ops_generic - Inits function ptrs
71 struct ixgbe_eeprom_info *eeprom = &hw->eeprom; in ixgbe_init_ops_generic()
72 struct ixgbe_mac_info *mac = &hw->mac; in ixgbe_init_ops_generic()
78 eeprom->ops.init_params = ixgbe_init_eeprom_params_generic; in ixgbe_init_ops_generic()
79 /* If EEPROM is valid (bit in ixgbe_init_ops_generic()
2728 ixgbe_update_mc_addr_list_generic(struct ixgbe_hw * hw,u8 * mc_addr_list,u32 mc_addr_count,ixgbe_mc_addr_itr next,bool clear) ixgbe_update_mc_addr_list_generic() argument
[all...]
/freebsd-src/crypto/openssl/crypto/
H A Dx86_64cpuid.pl2 # Copyright 2005-2021 The OpenSSL Project Authors. All Rights Reserved.
18 ( $xlate="${dir}x86_64-xlate.pl" and -f $xlate ) or
19 ( $xlate="${dir}perlasm/x86_64-xlate.pl" and -f $xlate) or
20 die "can't locate x86_64-xlate.pl";
41 .type OPENSSL_atomic_add,\@abi-omnipotent
55 .size OPENSSL_atomic_add,.-OPENSSL_atomic_add
58 .type OPENSSL_rdtsc,\@abi-omnipotent
68 .size OPENSSL_rdtsc,.-OPENSSL_rdtsc
80 mov %rax,8(%rdi) # clear extended feature flags
116 and \$0x00000801,%r9d # isolate AMD XOP bit, 1<<11
[all …]

12345678910>>...43