Home
last modified time | relevance | path

Searched +full:mii +full:- +full:rt (Results 1 – 25 of 30) sorted by relevance

12

/freebsd-src/sys/contrib/device-tree/Bindings/net/
H A Dti,icssg-prueth.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/ti,icssg-pruet
[all...]
/freebsd-src/sys/contrib/device-tree/Bindings/soc/ti/
H A Dti,pruss.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schema
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonAsmPrinter.cpp1 //===- HexagonAsmPrinter.cpp - Print machine instrs to Hexagon assembly ---===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===-
375 MCOperand &Rt = Inst.getOperand(3); HexagonProcessInstruction() local
386 MCOperand &Rt = Inst.getOperand(2); HexagonProcessInstruction() local
398 MCOperand &Rt = Inst.getOperand(2); HexagonProcessInstruction() local
595 MCOperand &Rt = Inst.getOperand(1); HexagonProcessInstruction() local
755 MachineBasicBlock::const_instr_iterator MII = MI->getIterator(); emitInstruction() local
[all...]
H A DHexagonInstrInfo.cpp1 //===- HexagonInstrInfo.cpp - Hexagon Instruction Information --------
392 MachineBasicBlock::const_instr_iterator MII = MI.getIterator(); hasLoadFromStackSlot() local
410 MachineBasicBlock::const_instr_iterator MII = MI.getIterator(); hasStoreToStackSlot() local
1347 Register Rt = Op3.getReg(); expandPostRAPseudo() local
3186 MachineBasicBlock::const_instr_iterator MII = BII; producesStall() local
4422 changeDuplexOpcode(MachineBasicBlock::instr_iterator MII,bool ToBigInstrs) const changeDuplexOpcode() argument
4451 translateInstrsForDup(MachineBasicBlock::instr_iterator MII,bool ToBigInstrs) const translateInstrsForDup() argument
4606 auto MII = BundleHead.getInstrIterator(); nonDbgBundleSize() local
[all...]
/freebsd-src/sys/contrib/device-tree/src/arm64/ti/
H A Dk3-am654-idk.dtso1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2018-2024 Texas Instruments Incorporated - https://www.ti.com/
8 /dts-v1/;
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/net/ti-dp8386
[all...]
H A Dk3-am654-icssg2.dtso1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2018-2024 Texas Instruments Incorporated - https://www.ti.com/
8 /dts-v1/;
11 #include <dt-bindings/net/ti-dp83867.h>
12 #include "k3-pinctr
[all...]
H A Dk3-am65-main.dtsi1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2016-2024 Texas Instruments Incorporated - https://www.ti.com/
7 #include <dt-bindings/phy/phy-am654-serdes.h>
11 compatible = "mmio-sra
[all...]
H A Dk3-am64-main.dtsi1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2020-2024 Texas Instruments Incorporated - https://www.ti.com/
8 #include <dt-bindings/phy/phy-cadence.h>
9 #include <dt-bindings/phy/phy-t
[all...]
H A Dk3-j721e-main.dtsi1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2016-2024 Texas Instruments Incorporated - https://www.ti.com/
7 #include <dt-bindings/phy/phy.h>
8 #include <dt-bindings/phy/phy-ti.h>
9 #include <dt-binding
[all...]
H A Dk3-am65-iot2050-common.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) Siemens AG, 2018-2024
12 #include <dt-bindings/leds/common.h>
13 #include <dt-bindings/phy/phy.h>
14 #include <dt-bindings/net/ti-dp83867.h>
36 stdout-pat
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/ExecutionEngine/Orc/
H A DCore.cpp1 //===--- Core.cpp - Core ORC APIs (MaterializationUnit, JITDylib, etc.) ---===//
5 // SPDX-License-Identifier: Apache-2.
69 ResourceTrackerDefunct(ResourceTrackerSP RT) ResourceTrackerDefunct() argument
669 for (auto &RT : TrackersToRemove) clear() local
686 ResourceTrackerSP RT = new ResourceTracker(this); createResourceTracker() local
790 auto MII = MaterializingInfos.find(KV.first); replace() local
1027 auto MII = MaterializingInfos.find(Name); resolve() local
1107 auto MII = MaterializingInfos.find(Name); emit() local
1253 auto MII = JD.MaterializingInfos.find(Name); failSymbols() local
1566 removeTracker(ResourceTracker & RT) removeTracker() argument
1600 auto MII = MaterializingInfos.find(Sym); removeTracker() local
1771 installMaterializationUnit(std::unique_ptr<MaterializationUnit> MU,ResourceTracker & RT) installMaterializationUnit() argument
2315 removeResourceTracker(ResourceTracker & RT) removeResourceTracker() argument
2370 destroyResourceTracker(ResourceTracker & RT) destroyResourceTracker() argument
[all...]
/freebsd-src/sys/contrib/device-tree/src/arm/ti/omap/
H A Dam57-pruss.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/
9 pruss1_tm: target-module@4b226000 {
10 compatible = "ti,sysc-pruss", "ti,sysc";
13 reg-names = "rev", "sysc";
14 ti,sysc-mask = <(SYSC_PRUSS_STANDBY_INIT |
16 ti,sysc-midle = <SYSC_IDLE_FORCE>,
19 ti,sysc-sidle = <SYSC_IDLE_FORCE>,
24 clock-names = "fck";
25 #address-cells = <1>;
[all …]
H A Dam4372.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com/
8 #include <dt-bindings/bus/ti-sysc.h>
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/interrupt-controlle
[all...]
/freebsd-src/sys/arm/conf/
H A DASUS_AC13002 # ASUS_AC1300 -- Qualcomm kernel configuration file for FreeBSD/arm
7 # https://docs.freebsd.org/en/books/handbook/kernelconfig/#kernelconfig-config
37 makeoptions FDT_DTS_FILE=qcom-ipq4018-rt-ac58u.dts
50 device mii
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/AsmParser/
H A DHexagonAsmParser.cpp1 //===-- HexagonAsmParser.cpp - Parse Hexagon asm to MCInst instructions----===//
5 // SPDX-License-Identifier: Apache-2.
156 HexagonAsmParser(const MCSubtargetInfo & _STI,MCAsmParser & _Parser,const MCInstrInfo & MII,const MCTargetOptions & Options) HexagonAsmParser() argument
1388 MCOperand &Rt = Inst.getOperand(1); processInstruction() local
1809 MCOperand &Rt = Inst.getOperand(2); processInstruction() local
1829 MCOperand &Rt = Inst.getOperand(3); processInstruction() local
1852 MCOperand &Rt = Inst.getOperand(2); processInstruction() local
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/
H A DThumb2SizeReduction.cpp1 //===-- Thumb2SizeReduction.cpp - Thumb2 code size reduction pass -*- C++ -*-=//
5 // SPDX-License-Identifier: Apache-2.
465 Register Rt = MI->getOperand(IsStore ? 1 : 0).getReg(); ReduceLoadStore() local
1067 MachineBasicBlock::instr_iterator MII = MBB.instr_begin(),E = MBB.instr_end(); ReduceMBB() local
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCAsmPrinter.cpp1 //===-- PPCAsmPrinter.cpp - Print machine instrs to PowerPC assembly ------===//
5 // SPDX-Licens
497 MachineBasicBlock::const_iterator MII(MI); LowerSTACKMAP() local
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/
H A DARMAsmParser.cpp1 //===- ARMAsmParser.cpp - Parse ARM assembly to MCInst instructions -------===//
5 // SPDX-Licens
684 ARMAsmParser(const MCSubtargetInfo & STI,MCAsmParser & Parser,const MCInstrInfo & MII,const MCTargetOptions & Options) ARMAsmParser() argument
7315 unsigned Rt = MRI->getEncodingValue(Reg1); ParseInstruction() local
7436 unsigned Rt = MRI->getEncodingValue(Inst.getOperand(RtIndex).getReg()); validateLDRDSTRD() local
7674 const unsigned Rt = MRI->getEncodingValue(Inst.getOperand(1).getReg()); validateInstruction() local
7687 const unsigned Rt = MRI->getEncodingValue(Inst.getOperand(0).getReg()); validateInstruction() local
7835 const unsigned Rt = MRI->getEncodingValue(Inst.getOperand(0).getReg()); validateInstruction() local
[all...]
/freebsd-src/sys/conf/
H A Dfiles2 # The long compile-with and dependency lines are required because of
3 # limitations in config: backslash-newline doesn't work in strings, and
8 compile-with "${AWK} -f $S/tools/acpi_quirks2h.awk $S/dev/acpica/acpi_quirks" \
9 no-obj no-implicit-rule before-depend \
13 compile-with "sh $S/dev/bhnd/tools/nvram_map_gen.sh $S/dev/bhnd/nvram/nvram_map -
[all...]
/freebsd-src/usr.bin/clang/clang/
H A Dclang.14 .nr rst2man-indent-level 0
7 \\$1 \\n[an-margin]
8 level \\n[rst2man-indent-level]
9 level margin: \\n[rst2man-indent\\n[rst2man-indent-level]]
10 -
11 \\n[rst2man-indent0]
12 \\n[rst2man-indent1]
13 \\n[rst2man-indent2]
18 . nr rst2man-indent\\n[rst2man-indent-level] \\n[an-margin]
19 . nr rst2man-indent-level +1
[all …]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/
H A DAMDGPUAsmParser.cpp1 //===- AMDGPUAsmParser.cpp - Parse SI asm to MCInst instructions --------
1389 AMDGPUAsmParser(const MCSubtargetInfo & STI,MCAsmParser & _Parser,const MCInstrInfo & MII,const MCTargetOptions & Options) AMDGPUAsmParser() argument
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/
H A DMipsAsmParser.cpp1 //===-- MipsAsmParser.cpp - Parse Mips assembly to MCInst instructions ----===//
5 // SPDX-License-Identifier: Apache-2.
527 MipsAsmParser(const MCSubtargetInfo & sti,MCAsmParser & parser,const MCInstrInfo & MII,const MCTargetOptions & Options) MipsAsmParser() argument
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/AsmParser/
H A DAArch64AsmParser.cpp1 //==- AArch64AsmParser.cpp - Parse AArch64 assembly to MCInst instructions -==//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===---
297 AArch64AsmParser(const MCSubtargetInfo & STI,MCAsmParser & Parser,const MCInstrInfo & MII,const MCTargetOptions & Options) AArch64AsmParser() argument
5271 unsigned Rt = Inst.getOperand(1).getReg(); validateInstruction() local
5296 unsigned Rt = Inst.getOperand(0).getReg(); validateInstruction() local
5309 unsigned Rt = Inst.getOperand(1).getReg(); validateInstruction() local
5325 unsigned Rt = Inst.getOperand(1).getReg(); validateInstruction() local
5358 unsigned Rt = Inst.getOperand(1).getReg(); validateInstruction() local
5377 unsigned Rt = Inst.getOperand(1).getReg(); validateInstruction() local
5393 unsigned Rt = Inst.getOperand(1).getReg(); validateInstruction() local
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/
H A DAArch64InstPrinter.cpp1 //==-- AArch64InstPrinter.cpp - Convert AArch64 MCInst to assembly syntax --==//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
35 #define DEBUG_TYPE "asm-printer"
45 const MCInstrInfo &MII, in AArch64InstPrinter() argument
47 : MCInstPrinter(MAI, MII, MRI) {} in AArch64InstPrinter()
50 const MCInstrInfo &MII, in AArch64AppleInstPrinter() argument
52 : AArch64InstPrinter(MAI, MII, MRI) {} in AArch64AppleInstPrinter()
55 if (Opt == "no-aliases") { in applyTargetSpecificCLOption()
[all …]
/freebsd-src/sys/dev/bhnd/cores/chipc/
H A Dchipcreg.h1 /*-
2 * SPDX-License-Identifier: ISC
4 * Copyright (c) 2015-2016 Landon Fuller <landon@landonf.org>
5 * Copyright (c) 2010-2015 Broadcom Corporation
10 * distributed with the Asus RT-N16 firmware source code release.
77 /* siba backplane configuration broadcast (siba-only) */
81 #define CHIPC_GPIOPU 0x58 /**< pull-up mask (rev >= 20) */
97 #define CHIPC_GPIOTIMERVAL 0x88 /**< gpio-based LED duty cycle (rev >= 16) */
100 /* clock control registers (non-PMU devices) */
104 #define CHIPC_CLKC_M2 0x9C /* mii/uart/mipsref */
[all …]

12