/freebsd-src/contrib/llvm-project/llvm/lib/Target/Xtensa/MCTargetDesc/ |
H A D | XtensaMCTargetDesc.cpp | 35 createXtensaMCAsmInfo(const MCRegisterInfo & MRI,const Triple & TT,const MCTargetOptions & Options) createXtensaMCAsmInfo() argument 47 createXtensaMCInstPrinter(const Triple & TT,unsigned SyntaxVariant,const MCAsmInfo & MAI,const MCInstrInfo & MII,const MCRegisterInfo & MRI) createXtensaMCInstPrinter() argument 55 createXtensaMCRegisterInfo(const Triple & TT) createXtensaMCRegisterInfo() argument 62 createXtensaMCSubtargetInfo(const Triple & TT,StringRef CPU,StringRef FS) createXtensaMCSubtargetInfo() argument
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/M68k/MCTargetDesc/ |
H A D | M68kMCTargetDesc.cpp | 44 static std::string ParseM68kTriple(const Triple &TT, StringRef CPU) { in ParseM68kTriple() 54 static MCRegisterInfo *createM68kMCRegisterInfo(const Triple &TT) { in createM68kMCRegisterInfo() 60 static MCSubtargetInfo *createM68kMCSubtargetInfo(const Triple &TT, in createM68kMCSubtargetInfo() 74 const Triple &TT, in createM68kMCAsmInfo()
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/SystemZ/MCTargetDesc/ |
H A D | SystemZMCAsmInfo.cpp | 15 SystemZMCAsmInfoELF::SystemZMCAsmInfoELF(const Triple &TT) { in SystemZMCAsmInfoELF() 28 SystemZMCAsmInfoGOFF::SystemZMCAsmInfoGOFF(const Triple &TT) { in SystemZMCAsmInfoGOFF()
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86TargetMachine.cpp | 107 createTLOF(const Triple & TT) createTLOF() argument 122 computeDataLayout(const Triple & TT) computeDataLayout() argument 170 getEffectiveRelocModel(const Triple & TT,bool JIT,std::optional<Reloc::Model> RM) getEffectiveRelocModel() argument 226 X86TargetMachine(const Target & T,const Triple & TT,StringRef CPU,StringRef FS,const TargetOptions & Options,std::optional<Reloc::Model> RM,std::optional<CodeModel::Model> CM,CodeGenOptLevel OL,bool JIT) X86TargetMachine() argument 461 const Triple &TT = TM->getTargetTriple(); addIRPasses() local 518 const Triple &TT = TM->getTargetTriple(); addPreISel() local 588 const Triple &TT = TM->getTargetTriple(); addPreEmitPass2() local [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/MSP430/MCTargetDesc/ |
H A D | MSP430MCTargetDesc.cpp | 41 static MCRegisterInfo *createMSP430MCRegisterInfo(const Triple &TT) { in createMSP430MCRegisterInfo() 48 const Triple &TT, in createMSP430MCAsmInfo() 69 createMSP430MCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS) { in createMSP430MCSubtargetInfo()
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Sparc/MCTargetDesc/ |
H A D | SparcMCTargetDesc.cpp | 44 createSparcMCAsmInfo(const MCRegisterInfo & MRI,const Triple & TT,const MCTargetOptions & Options) createSparcMCAsmInfo() argument 54 createSparcV9MCAsmInfo(const MCRegisterInfo & MRI,const Triple & TT,const MCTargetOptions & Options) createSparcV9MCAsmInfo() argument 69 createSparcMCRegisterInfo(const Triple & TT) createSparcMCRegisterInfo() argument 76 createSparcMCSubtargetInfo(const Triple & TT,StringRef CPU,StringRef FS) createSparcMCSubtargetInfo() argument
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCTargetMachine.cpp | 201 const Triple &TT) { in computeFSAdditions() argument 236 static std::unique_ptr<TargetLoweringObjectFile> createTLOF(const Triple &TT) { in createTLOF() argument 243 static PPCTargetMachine::PPCABI computeTargetABI(const Triple &TT, in computeTargetABI() argument 266 static Reloc::Model getEffectiveRelocModel(const Triple &TT, in getEffectiveRelocModel() argument 284 getEffectivePPCCodeModel(const Triple & TT,std::optional<CodeModel::Model> CM,bool JIT) getEffectivePPCCodeModel() argument 344 PPCTargetMachine(const Target & T,const Triple & TT,StringRef CPU,StringRef FS,const TargetOptions & Options,std::optional<Reloc::Model> RM,std::optional<CodeModel::Model> CM,CodeGenOptLevel OL,bool JIT) PPCTargetMachine() argument [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Xtensa/ |
H A D | XtensaTargetMachine.cpp | 31 static std::string computeDataLayout(const Triple &TT, StringRef CPU, in computeDataLayout() argument 45 XtensaTargetMachine::XtensaTargetMachine(const Target &T, const Triple &TT, in XtensaTargetMachine() argument 59 XtensaTargetMachine::XtensaTargetMachine(const Target &T, const Triple &TT, in XtensaTargetMachine() argument
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
H A D | LoongArchTargetMachine.cpp | 46 computeDataLayout(const Triple & TT) computeDataLayout() argument 53 getEffectiveRelocModel(const Triple & TT,std::optional<Reloc::Model> RM) getEffectiveRelocModel() argument 59 getEffectiveLoongArchCodeModel(const Triple & TT,std::optional<CodeModel::Model> CM) getEffectiveLoongArchCodeModel() argument 79 LoongArchTargetMachine(const Target & T,const Triple & TT,StringRef CPU,StringRef FS,const TargetOptions & Options,std::optional<Reloc::Model> RM,std::optional<CodeModel::Model> CM,CodeGenOptLevel OL,bool JIT) LoongArchTargetMachine() argument [all...] |
H A D | LoongArchSubtarget.cpp | 28 const Triple &TT, StringRef CPU, StringRef TuneCPU, StringRef FS, in initializeSubtargetDependencies() argument 84 LoongArchSubtarget::LoongArchSubtarget(const Triple &TT, StringRef CPU, in LoongArchSubtarget() argument
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | R600Subtarget.cpp | 25 R600Subtarget::R600Subtarget(const Triple &TT, StringRef GPU, StringRef FS, in R600Subtarget() 35 R600Subtarget &R600Subtarget::initializeSubtargetDependencies(const Triple &TT, in initializeSubtargetDependencies()
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/ARC/MCTargetDesc/ |
H A D | ARCMCTargetDesc.cpp | 44 static MCRegisterInfo *createARCMCRegisterInfo(const Triple &TT) { in createARCMCRegisterInfo() argument 50 static MCSubtargetInfo *createARCMCSubtargetInfo(const Triple &TT, in createARCMCSubtargetInfo() argument 56 const Triple &TT, in createARCMCAsmInfo() argument
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/ |
H A D | PPCAsmBackend.cpp | 87 Triple TT; member in __anone14a00580111::PPCAsmBackend 89 PPCAsmBackend(const Target &T, const Triple &TT) in PPCAsmBackend() argument 227 ELFPPCAsmBackend(const Target & T,const Triple & TT) ELFPPCAsmBackend() argument 241 XCOFFPPCAsmBackend(const Target & T,const Triple & TT) XCOFFPPCAsmBackend() argument 295 const Triple &TT = STI.getTargetTriple(); createPPCAsmBackend() local [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/CSKY/MCTargetDesc/ |
H A D | CSKYMCTargetDesc.cpp | 41 const Triple &TT, in createCSKYMCAsmInfo() argument 66 static MCRegisterInfo *createCSKYMCRegisterInfo(const Triple &TT) { in createCSKYMCRegisterInfo() argument 72 static MCSubtargetInfo *createCSKYMCSubtargetInfo(const Triple &TT, in createCSKYMCSubtargetInfo() argument 82 const Triple &TT = STI.getTargetTriple(); in createCSKYObjectTargetStreamer() local
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/ |
H A D | MipsMCTargetDesc.cpp | 49 StringRef MIPS_MC::selectMipsCPU(const Triple &TT, StringRef CPU) { in selectMipsCPU() argument 72 static MCRegisterInfo *createMipsMCRegisterInfo(const Triple &TT) { in createMipsMCRegisterInfo() argument 78 static MCSubtargetInfo *createMipsMCSubtargetInfo(const Triple &TT, in createMipsMCSubtargetInfo() argument 85 const Triple &TT, in createMipsMCAsmInfo() argument [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMTargetMachine.cpp | 116 static std::unique_ptr<TargetLoweringObjectFile> createTLOF(const Triple &TT) { in createTLOF() argument 125 computeTargetABI(const Triple &TT, StringRef CPU, in computeTargetABI() argument 143 static std::string computeDataLayout(const Triple &TT, StringRef CPU, in computeDataLayout() argument 200 static Reloc::Model getEffectiveRelocModel(const Triple &TT, in getEffectiveRelocModel() argument 219 ARMBaseTargetMachine(const Target & T,const Triple & TT,StringRef CPU,StringRef FS,const TargetOptions & Options,std::optional<Reloc::Model> RM,std::optional<CodeModel::Model> CM,CodeGenOptLevel OL,bool isLittle) ARMBaseTargetMachine() argument 327 ARMLETargetMachine(const Target & T,const Triple & TT,StringRef CPU,StringRef FS,const TargetOptions & Options,std::optional<Reloc::Model> RM,std::optional<CodeModel::Model> CM,CodeGenOptLevel OL,bool JIT) ARMLETargetMachine() argument 335 ARMBETargetMachine(const Target & T,const Triple & TT,StringRef CPU,StringRef FS,const TargetOptions & Options,std::optional<Reloc::Model> RM,std::optional<CodeModel::Model> CM,CodeGenOptLevel OL,bool JIT) ARMBETargetMachine() argument [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/VE/MCTargetDesc/ |
H A D | VEMCTargetDesc.cpp | 36 static MCAsmInfo *createVEMCAsmInfo(const MCRegisterInfo &MRI, const Triple &TT, in createVEMCAsmInfo() argument 51 static MCRegisterInfo *createVEMCRegisterInfo(const Triple &TT) { in createVEMCRegisterInfo() argument 57 static MCSubtargetInfo *createVEMCSubtargetInfo(const Triple &TT, StringRef CPU, in createVEMCSubtargetInfo() argument
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64TargetMachine.cpp | 257 createTLOF(const Triple & TT) createTLOF() argument 267 computeDataLayout(const Triple & TT,const MCTargetOptions & Options,bool LittleEndian) computeDataLayout() argument 283 computeDefaultCPU(const Triple & TT,StringRef CPU) computeDefaultCPU() argument 289 getEffectiveRelocModel(const Triple & TT,std::optional<Reloc::Model> RM) getEffectiveRelocModel() argument 303 getEffectiveAArch64CodeModel(const Triple & TT,std::optional<CodeModel::Model> CM,bool JIT) getEffectiveAArch64CodeModel() argument 327 AArch64TargetMachine(const Target & T,const Triple & TT,StringRef CPU,StringRef FS,const TargetOptions & Options,std::optional<Reloc::Model> RM,std::optional<CodeModel::Model> CM,CodeGenOptLevel OL,bool JIT,bool LittleEndian) AArch64TargetMachine() argument 463 AArch64leTargetMachine(const Target & T,const Triple & TT,StringRef CPU,StringRef FS,const TargetOptions & Options,std::optional<Reloc::Model> RM,std::optional<CodeModel::Model> CM,CodeGenOptLevel OL,bool JIT) AArch64leTargetMachine() argument 471 AArch64beTargetMachine(const Target & T,const Triple & TT,StringRef CPU,StringRef FS,const TargetOptions & Options,std::optional<Reloc::Model> RM,std::optional<CodeModel::Model> CM,CodeGenOptLevel OL,bool JIT) AArch64beTargetMachine() argument [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/CSKY/ |
H A D | CSKYSubtarget.cpp | 26 const Triple &TT, StringRef CPUName, StringRef TuneCPUName, StringRef FS) { in initializeSubtargetDependencies() 90 CSKYSubtarget::CSKYSubtarget(const Triple &TT, StringRef CPU, StringRef TuneCPU, in CSKYSubtarget()
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/M68k/ |
H A D | M68kSubtarget.cpp | 42 static StringRef selectM68kCPU(Triple TT, StringRef CPU) { in selectM68kCPU() argument 51 M68kSubtarget::M68kSubtarget(const Triple &TT, StringRef CPU, StringRef FS, in M68kSubtarget() argument 88 StringRef CPU, Triple TT, StringRef FS, const M68kTargetMachine &TM) { in initializeSubtargetDependencies() argument
|
H A D | M68kTargetMachine.cpp | 48 std::string computeDataLayout(const Triple &TT, StringRef CPU, in computeDataLayout() argument 77 Reloc::Model getEffectiveRelocModel(const Triple &TT, in getEffectiveRelocModel() argument 99 M68kTargetMachine::M68kTargetMachine(const Target &T, const Triple &TT, in M68kTargetMachine() argument
|
/freebsd-src/contrib/llvm-project/lldb/source/Plugins/LanguageRuntime/ObjC/GNUstepObjCRuntime/ |
H A D | GNUstepObjCRuntime.cpp | 41 const llvm::Triple &TT) { in CanModuleBeGNUstepObjCLibrary() argument 56 const llvm::Triple &TT) { in ScanForGNUstepObjCLibraryCandidate() argument 75 const llvm::Triple &TT = target.GetArchitecture().GetTriple(); in CreateInstance() local 209 const llvm::Triple &TT = GetTargetRef().GetArchitecture().GetTriple(); IsModuleObjCLibrary() local [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/XCore/MCTargetDesc/ |
H A D | XCoreMCTargetDesc.cpp | 47 static MCRegisterInfo *createXCoreMCRegisterInfo(const Triple &TT) { in createXCoreMCRegisterInfo() argument 54 createXCoreMCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS) { in createXCoreMCSubtargetInfo() argument 59 const Triple &TT, in createXCoreMCAsmInfo() argument
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Sparc/ |
H A D | SparcTargetMachine.cpp | 98 SparcTargetMachine::SparcTargetMachine(const Target &T, const Triple &TT, in SparcTargetMachine() argument 200 SparcV8TargetMachine::SparcV8TargetMachine(const Target &T, const Triple &TT, in SparcV8TargetMachine() argument 210 SparcV9TargetMachine::SparcV9TargetMachine(const Target &T, const Triple &TT, in SparcV9TargetMachine() argument 220 SparcelTargetMachine::SparcelTargetMachine(const Target &T, const Triple &TT, in SparcelTargetMachine() argument
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZTargetMachine.cpp | 47 computeDataLayout(const Triple & TT) computeDataLayout() argument 80 createTLOF(const Triple & TT) createTLOF() argument 141 SystemZTargetMachine(const Target & T,const Triple & TT,StringRef CPU,StringRef FS,const TargetOptions & Options,std::optional<Reloc::Model> RM,std::optional<CodeModel::Model> CM,CodeGenOptLevel OL,bool JIT) SystemZTargetMachine() argument
|