| /llvm-project/flang/lib/Decimal/ |
| H A D | big-radix-floating-point.h | 356 constexpr RT_API_ATTRS Raw SignBit() const { in RemoveLeastOrderZeroDigits() function
|
| /llvm-project/llvm/include/llvm/DebugInfo/DWARF/ |
| H A D | DWARFExpression.h | 49 SignBit = 0x80, enumerator
|
| /llvm-project/llvm/include/llvm/Analysis/ |
| H A D | ValueTracking.h | 268 std::optional<bool> SignBit; global() member
[all...] |
| /llvm-project/llvm/unittests/CodeGen/GlobalISel/ |
| H A D | KnownBitsVectorTest.cpp | 620 auto SignBit = B.buildConstant(V2S32, 0x80000000); in TEST_F() local
|
| H A D | KnownBitsTest.cpp | 707 auto SignBit = B.buildConstant(S32, 0x80000000); in TEST_F() local
|
| /llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeFloatTypes.cpp | 353 SDValue SignBit = DAG.getNode( SoftenFloatRes_FCOPYSIGN() local
3025 SDValue SignBit = DAG.getNode( SoftPromoteHalfRes_FCOPYSIGN() local
[all...] |
| H A D | LegalizeDAG.cpp | 73 uint8_t SignBit; member
1642 SDValue SignBit = DAG.getNode(ISD::AND, DL, IntVT, SignAsInt.IntValue, ExpandFCOPYSIGN() local
[all...] |
| H A D | TargetLowering.cpp | 8574 APInt SignBit = APInt::getSignMask(BitSize); expandIS_FPCLASS() local
11170 SDValue SignBit = expandRoundInexactToOdd() local
|
| H A D | DAGCombiner.cpp | 15448 SDValue SignBit = DAG.getConstant( visitBITCAST() local
15469 APInt SignBit = APInt::getSignMask(VT.getSizeInBits()); visitBITCAST() local
15517 APInt SignBit = APInt::getSignMask(VT.getSizeInBits() / 2); visitBITCAST() local
15538 APInt SignBit = APInt::getSignMask(VT.getSizeInBits()); visitBITCAST() local
[all...] |
| /llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCalls.cpp | 1871 APInt SignBit = APInt::getSignMask(Ty->getScalarSizeInBits()); visitCallInst() local
|
| /llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPURegisterBankInfo.cpp | 1516 auto SignBit = B.buildShl(S64, ShiftOffset, ExtShift); applyMappingBFE() local
|
| H A D | AMDGPUISelLowering.cpp | 2428 SDValue SignBit = DAG.getNode(ISD::AND, SL, MVT::i32, Hi, SignBitMask); LowerFTRUNC() local
|
| H A D | AMDGPULegalizerInfo.cpp | 2532 auto SignBit = B.buildAnd(S32, Hi, SignBitMask); legalizeIntrinsicTrunc() local
|
| /llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 6905 auto SignBit = MIRBuilder.buildConstant(S64, 63); lowerSITOFP() local
8123 APInt SignBit = APInt::getSignMask(BitSize); lowerISFPCLASS() local
|
| /llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 16653 APInt SignBit = APInt::getSignMask(32); PerformDAGCombine() local
16718 APInt SignBit = APInt::getSignMask(FPBits).sext(VT.getSizeInBits()); PerformDAGCombine() local
|
| /llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 4768 SDValue SignBit; LowerINT_TO_FP() local
[all...] |
| /llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 21962 SDValue SignBit = DAG.getNode(X86ISD::FAND, dl, LogicVT, Sign, SignMask); LowerFCOPYSIGN() local
53034 APInt SignBit = APInt::getSignMask(VT.getScalarSizeInBits()); combineAVG() local
[all...] |