/llvm-project/llvm/include/llvm/IR/ |
H A D | UseListOrder.h | 29 std::vector<unsigned> Shuffle; member
|
/llvm-project/llvm/lib/Target/ARM/ |
H A D | MVELaneInterleavingPass.cpp | 364 Value *Shuffle = Builder.CreateShuffleVector(I->getOperand(0), LeafMask); tryInterleave() local 377 Value *Shuffle = Builder.CreateShuffleVector(I->get(), LeafMask); tryInterleave() local
|
/llvm-project/llvm/lib/CodeGen/ |
H A D | InterleavedAccessPass.cpp | 311 for (auto *Shuffle : Shuffles) { in lowerInterleavedLoad() local 321 for (auto *Shuffle : BinOpShuffles) { in lowerInterleavedLoad() local 412 for (auto *Shuffle : Shuffles) { tryReplaceExtracts() local [all...] |
H A D | ComplexDeinterleavingPass.cpp | 1728 __anoneffec9270b02(ShuffleVectorInst *Shuffle) identifyDeinterleave() argument 1741 __anoneffec9270c02(ShuffleVectorInst *Shuffle) identifyDeinterleave() argument [all...] |
/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | CombinerHelperVectorOps.cpp | 325 GShuffleVector *Shuffle = matchExtractVectorElementWithShuffleVector() local
|
/llvm-project/llvm/lib/Target/X86/ |
H A D | X86PartialReduction.cpp | 390 auto *Shuffle = dyn_cast<ShuffleVectorInst>(LHS); matchAddReduction() local
|
H A D | X86InstCombineIntrinsic.cpp | 499 auto *Shuffle = Builder.CreateShuffleVector(Arg0, Arg1, PackMask); simplifyX86pack() local
|
H A D | X86ISelLowering.cpp | 15652 if (SDValue Shuffle = ShuffleSubLanes(Scale)) lowerShuffleAsRepeatedMaskAndLanePermute() local 17500 SDValue Shuffle = DAG.getVectorShuffle(ExtVT, DL, V1, V2, Mask); lower1BitShuffle() local 19571 SDValue Shuffle = DAG.getVectorShuffle(MVT::v2f64, dl, Sub, Sub, {1,-1}); LowerUINT_TO_FP_i64() local 37806 matchUnaryShuffle(MVT MaskVT,ArrayRef<int> Mask,bool AllowFloatDomain,bool AllowIntDomain,SDValue V1,const SelectionDAG & DAG,const X86Subtarget & Subtarget,unsigned & Shuffle,MVT & SrcVT,MVT & DstVT) matchUnaryShuffle() argument 37962 matchUnaryPermuteShuffle(MVT MaskVT,ArrayRef<int> Mask,const APInt & Zeroable,bool AllowFloatDomain,bool AllowIntDomain,const SelectionDAG & DAG,const X86Subtarget & Subtarget,unsigned & Shuffle,MVT & ShuffleVT,unsigned & PermuteImm) matchUnaryPermuteShuffle() argument 38110 matchBinaryShuffle(MVT MaskVT,ArrayRef<int> Mask,bool AllowFloatDomain,bool AllowIntDomain,SDValue & V1,SDValue & V2,const SDLoc & DL,SelectionDAG & DAG,const X86Subtarget & Subtarget,unsigned & Shuffle,MVT & SrcVT,MVT & DstVT,bool IsUnary) matchBinaryShuffle() argument 38306 matchBinaryPermuteShuffle(MVT MaskVT,ArrayRef<int> Mask,const APInt & Zeroable,bool AllowFloatDomain,bool AllowIntDomain,SDValue & V1,SDValue & V2,const SDLoc & DL,SelectionDAG & DAG,const X86Subtarget & Subtarget,unsigned & Shuffle,MVT & ShuffleVT,unsigned & PermuteImm) matchBinaryPermuteShuffle() argument 38744 unsigned Shuffle, PermuteImm; combineX86ShuffleChain() local 40094 if (SDValue Shuffle = combineX86ShuffleChain( combineX86ShufflesRecursively() local 41731 if (SDValue Shuffle = combineTargetShuffle(Op, dl, DAG, DCI, Subtarget)) combineShuffle() local 44491 SDValue Shuffle = combineVPDPBUSDPattern() local 44565 SDValue Shuffle = combineBasicSADPattern() local 49962 if (SDValue Shuffle = combineX86ShufflesRecursively( combineAnd() local [all...] |
/llvm-project/third-party/unittest/googletest/src/ |
H A D | gtest-internal-inl.h | 328 inline void Shuffle(internal::Random* random, std::vector<E>* v) { in Shuffle() function
|
/llvm-project/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64PostLegalizerCombiner.cpp | 90 MachineInstr *Shuffle = in matchExtractVecEltPairwiseAdd() local
|
/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUInstCombineIntrinsic.cpp | 1363 auto *Shuffle = IC.Builder.CreateShuffleVector(NewCall, EltMask); simplifyAMDGCNMemoryIntrinsicDemanded() local
|
/llvm-project/libcxx/benchmarks/ |
H A D | map.bench.cpp |
|
/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineSimplifyDemanded.cpp | 1576 assert(Shuffle->getOperand(0)->getType() == in SimplifyDemandedVectorElts() local [all...] |
H A D | InstCombineCalls.cpp | 3197 Value *Shuffle = Builder.CreateShuffleVector(Vec, WidenShuffle, Mask); visitCallInst() local 3253 Value *Shuffle = Builder.CreateShuffleVector(Vec, Mask); visitCallInst() local
|
H A D | InstCombineVectorOps.cpp | 340 ShuffleVectorInst *Shuffle = cast<ShuffleVectorInst>(UserInstr); in findDemandedEltsBySingleUser() local
|
/llvm-project/llvm/lib/IR/ |
H A D | AsmWriter.cpp | 232 std::vector<unsigned> Shuffle(List.size()); predictValueUseListOrder() local 246 std::vector<unsigned> Shuffle = predictUseListOrder() local 4813 printUseListOrder(const Value * V,const std::vector<unsigned> & Shuffle) printUseListOrder() argument [all...] |
/llvm-project/llvm/lib/Transforms/Instrumentation/ |
H A D | NumericalStabilitySanitizer.cpp | 1677 if (auto *Shuffle = dyn_cast<ShuffleVectorInst>(&Inst)) createShadowValueWithOperandsAvailable() local
|
/llvm-project/llvm/include/llvm/Analysis/ |
H A D | TargetTransformInfoImpl.h | 1343 auto *Shuffle = dyn_cast<ShuffleVectorInst>(U); getInstructionCost() local [all...] |
/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 11958 SDValue Shuffle = ReconstructShuffle() local 12122 SDValue Shuffle = DAG.getVectorShuffle(ShuffleVT, dl, ShuffleOps[0], ReconstructShuffle() local 12683 SDValue Shuffle; GenerateTBL() local 14037 if (SDValue Shuffle = ReconstructShuffle(Op, DAG)) LowerBUILD_VECTOR() local 14040 if (SDValue Shuffle = ReconstructShuffleWithRuntimeMask(Op, DAG)) LowerBUILD_VECTOR() local 16018 ShuffleVectorInst *Shuffle = dyn_cast<ShuffleVectorInst>(Op); shouldSinkOperands() local 16335 auto *Shuffle = createTblShuffleForSExt(Builder, I->getOperand(0), optimizeExtendOrTruncateConversion() local 16807 Value *Shuffle; lowerInterleavedStore() local 19056 ShuffleVectorSDNode *Shuffle = dyn_cast<ShuffleVectorSDNode>(N01); performExtractVectorEltCombine() local 27930 SDValue Shuffle; GenerateFixedLengthSVETBL() local [all...] |
/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeVectorTypes.cpp | 2633 auto *Shuffle = dyn_cast<ShuffleVectorSDNode>(Input.getNode()); SplitVecRes_VECTOR_SHUFFLE() local 2655 auto *Shuffle = SplitVecRes_VECTOR_SHUFFLE() local 2743 auto *Shuffle = dyn_cast<ShuffleVectorSDNode>(Inputs[I].getNode()); SplitVecRes_VECTOR_SHUFFLE() local [all...] |
H A D | LegalizeDAG.cpp | 1892 SDValue Shuffle; ExpandBVWithShuffles() local
|
/llvm-project/llvm/lib/Target/WebAssembly/ |
H A D | WebAssemblyISelLowering.cpp | 2478 auto Shuffle = cast<ShuffleVectorSDNode>(N); performVECTOR_SHUFFLECombine() local
|
/llvm-project/llvm/lib/Transforms/Vectorize/ |
H A D | VectorCombine.cpp | 2013 ShuffleVectorInst *Shuffle = nullptr; foldShuffleFromReductions() local [all...] |
/llvm-project/llvm/unittests/CodeGen/GlobalISel/ |
H A D | LegalizerHelperTest.cpp | 4151 auto Shuffle = B.buildShuffleVector(V6S64, V1, V2, {3, 4, 7, 0, 1, 11}); in TEST_F() local
|
/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelLoweringHVX.cpp | 3554 __anona74f0ac60d02(SDValue Shuffle) combineConcatVectorsBeforeLegal() argument
|