Searched defs:SSD (Results 1 – 4 of 4) sorted by relevance
| /llvm-project/llvm/lib/CodeGen/ |
| H A D | MachinePipeliner.cpp | 1073 computeScheduledInsts(const SwingSchedulerDAG * SSD,SMSchedule & Schedule,std::vector<MachineInstr * > & OrderedInsts,DenseMap<MachineInstr *,unsigned> & Stages) computeScheduledInsts() argument
1543 detect(const SwingSchedulerDAG * SSD,SMSchedule & Schedule,const unsigned MaxStage) const detect() argument
2967 orderDependence(const SwingSchedulerDAG * SSD,SUnit * SU,std::deque<SUnit * > & Insts) const orderDependence() argument
3095 isLoopCarried(const SwingSchedulerDAG * SSD,MachineInstr & Phi) const isLoopCarried() argument
3124 isLoopCarriedDefOfUse(const SwingSchedulerDAG * SSD,MachineInstr * Def,MachineOperand & MO) const isLoopCarriedDefOfUse() argument
3159 computeUnpipelineableNodes(SwingSchedulerDAG * SSD,TargetInstrInfo::PipelinerLoopInfo * PLI) computeUnpipelineableNodes() argument
3186 normalizeNonPipelinedInstructions(SwingSchedulerDAG * SSD,TargetInstrInfo::PipelinerLoopInfo * PLI) normalizeNonPipelinedInstructions() argument
3227 isValidSchedule(SwingSchedulerDAG * SSD) isValidSchedule() argument
3395 reorderInstructions(const SwingSchedulerDAG * SSD,const std::deque<SUnit * > & Instrs) const reorderInstructions() argument
3414 finalizeSchedule(SwingSchedulerDAG * SSD) finalizeSchedule() argument
[all...] |
| /llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | MachinePipeliner.h | 393 computeNodeSetInfo(SwingSchedulerDAG * SSD) computeNodeSetInfo() argument
[all...] |
| H A D | TargetInstrInfo.h | 751 shouldUseSchedule(SwingSchedulerDAG & SSD,SMSchedule & SMS) shouldUseSchedule() argument
|
| /llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBaseInstrInfo.cpp | 6789 shouldUseSchedule(SwingSchedulerDAG & SSD,SMSchedule & SMS) shouldUseSchedule() argument
6853 tooMuchRegisterPressure(SwingSchedulerDAG & SSD,SMSchedule & SMS) tooMuchRegisterPressure() argument
|