| /llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonBitTracker.h | 62 enum { SExt, ZExt }; enumerator
|
| /llvm-project/llvm/unittests/CodeGen/ |
| H A D | SelectionDAGPatternMatchTest.cpp | 188 SDValue SExt = DAG->getNode(ISD::SIGN_EXTEND, DL, Int64VT, Op0); TEST_F() local
272 SDValue SExt = DAG->getNode(ISD::SIGN_EXTEND, DL, Int64VT, Op32); TEST_F() local
|
| /llvm-project/llvm/lib/Target/BPF/ |
| H A D | BPFCheckAndAdjustIR.cpp | 181 SExtInst *SExt; global() member
199 } else if (auto *SExt = dyn_cast<SExtInst>(V)) { sinkMinMaxInBB() local
[all...] |
| /llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | LowerExpectIntrinsic.cpp | 153 if (SExtInst *SExt = dyn_cast<SExtInst>(V)) { in handlePhiDef() local
|
| H A D | NaryReassociate.cpp | 364 if (SExtInst *SExt = dyn_cast<SExtInst>(IndexToSplit)) { in tryReassociateGEPAtIndex() local
|
| /llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMParallelDSP.cpp | 105 if (auto *I = dyn_cast<Instruction>(SExt->getOperand(0))) in InsertMuls() local
325 if (SExt->getSrcTy()->getIntegerBitWidth() != MaxBitWidth) in IsNarrowSequence() local
|
| /llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | CallingConvLower.h | 37 SExt, // The value is sign extended in the location. enumerator
|
| /llvm-project/clang/include/clang/CodeGen/ |
| H A D | CGFunctionInfo.h | 332 setSignExt(bool SExt) setSignExt() argument
|
| /llvm-project/llvm/lib/CodeGen/ |
| H A D | InterleavedLoadCombinePass.cpp | 170 SExt, global() enumerator
|
| H A D | CodeGenPrepare.cpp | 4641 promoteOperandForTruncAndAnyExt(Instruction * SExt,TypePromotionTransaction & TPT,InstrToOrigTy & PromotedInsts,unsigned & CreatedInstsCost,SmallVectorImpl<Instruction * > * Exts,SmallVectorImpl<Instruction * > * Truncs,const TargetLowering & TLI) promoteOperandForTruncAndAnyExt() argument
[all...] |
| /llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyFastISel.cpp | 1017 const auto *SExt = cast<SExtInst>(I); selectSExt() local
|
| /llvm-project/llvm/bindings/ocaml/llvm/ |
| H A D | llvm.ml | 217 | SExt Constructor
|
| H A D | llvm.mli | 243 | SExt Constructor
|
| H A D | llvm_ocaml.c | 1008 llvm_const_of_int64(value IntTy,value N,value SExt) llvm_const_of_int64() argument
|
| /llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIFoldOperands.cpp | 295 int32_t SExt = static_cast<int16_t>(Lo); tryFoldImmWithOpSel() local
|
| /llvm-project/llvm/lib/Analysis/ |
| H A D | ScalarEvolution.cpp | 297 const SCEVSignExtendExpr *SExt = cast<SCEVSignExtendExpr>(this); print() local
2193 const SCEV *SExt = getSignExtendExpr(Op, Ty); getAnyExtendExpr() local
5395 const SCEVSignExtendExpr *SExt = dyn_cast<SCEVSignExtendExpr>(Op); isSimpleCastedPHI() local
6680 const SCEVSignExtendExpr *SExt = cast<SCEVSignExtendExpr>(S); getRangeRef() local
10104 if (const SCEVSignExtendExpr *SExt = dyn_cast<SCEVSignExtendExpr>(S)) stripInjectiveFunctions() local
10865 if (const auto *SExt = dyn_cast<SCEVSignExtendExpr>(S)) isKnownNonZero() local
12555 const SCEVSignExtendExpr *SExt = dyn_cast<SCEVSignExtendExpr>(LHS); isKnownPredicateExtendIdiom() local
12567 const SCEVSignExtendExpr *SExt = dyn_cast<SCEVSignExtendExpr>(RHS); isKnownPredicateExtendIdiom() local
[all...] |
| /llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 4679 } else if (const auto *SExt = dyn_cast<SExtInst>(Src0)) { selectMul() local
4743 } else if (const auto *SExt = dyn_cast<SExtInst>(Op0)) { selectShift() local
[all...] |
| H A D | AArch64ISelLowering.cpp | 3915 SDValue SExt = getAArch64Cmp() local
[all...] |
| /llvm-project/llvm/unittests/IR/ |
| H A D | ConstantRangeTest.cpp | 467 TEST_F(ConstantRangeTest,SExt) TEST_F() argument
|
| /llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAndOrXor.cpp | 2550 auto *SExt = Builder.CreateSExt(X, Ty, X->getName() + ".signext"); visitAnd() local
|
| /llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 5728 SDValue SExt = DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, MVT::i64, WideOp, lowerSADDO_SSUBO() local
5744 SDValue SExt = DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, MVT::i64, Mul, lowerSMULO() local
14206 enum ExtKind : uint8_t { ZExt = 1 << 0, SExt = 1 << 1, FPExt = 1 << 2 }; global() enumerator
15635 SDValue SExt = DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, MVT::i64, In, performSRACombine() local
[all...] |
| /llvm-project/llvm/lib/Transforms/Instrumentation/ |
| H A D | MemorySanitizer.cpp | 5691 bool SExt = CB.paramHasAttr(ArgNo, Attribute::SExt); getShadowExtension() local
|
| /llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeIntegerTypes.cpp | 1812 SDValue SExt = DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, Mul.getValueType(), PromoteIntRes_XMULO() local
|
| H A D | TargetLowering.cpp | 4611 bool SExt = (N0Opc == ISD::SIGN_EXTEND); SimplifySetCC() local
|
| H A D | DAGCombiner.cpp | 4039 SDValue SExt = DAG.getNode(ISD::SIGN_EXTEND, DL, VT, N1.getOperand(0)); visitSUB() local
13801 SDValue SExt = widenAbs() local
[all...] |