/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | RDFDeadCode.cpp | 72 for (unsigned R = 0, RN = DFG.getTRI().getNumRegs(); R != RN; ++R) { in isLiveInstr() local
|
H A D | HexagonExpandCondsets.cpp | 932 renameInRange(RegisterRef RO,RegisterRef RN,unsigned PredR,bool Cond,MachineBasicBlock::iterator First,MachineBasicBlock::iterator Last) renameInRange() argument
|
H A D | HexagonCommonGEP.cpp | 1083 assert((RN->Flags & GepNode::Root) && "Creating GEP for non-root"); in fabricateGEP() local
|
H A D | HexagonISelDAGToDAGHVX.cpp | 2536 ReverseDeltaNetwork RN(SM.Mask); butterfly() local
|
/llvm-project/flang/include/flang/Parser/ |
H A D | format-specification.h | 93 RN, enumerator
|
/llvm-project/polly/lib/Analysis/ |
H A D | ScopBuilder.cpp | 164 static inline BasicBlock *getRegionNodeBasicBlock(RegionNode *RN) { in getRegionNodeBasicBlock() argument 171 getRegionNodeSuccessor(RegionNode *RN, Instruction *TI, unsigned idx) { in getRegionNodeSuccessor() argument 179 static bool containsErrorBlock(RegionNode *RN, cons argument 600 for (auto *RN : RTraversal) { propagateDomainConstraints() local 886 for (auto *RN : RTraversal) { buildDomainsWithBranchConstraints() local 1002 for (auto *RN : RTraversal) { propagateInvalidStmtDomains() local 1226 RegionNode *RN; buildSchedule() local 1254 buildSchedule(RegionNode * RN,LoopStackTy & LoopStack) buildSchedule() argument [all...] |
/llvm-project/flang/include/flang/Common/ |
H A D | format.h | 42 L, O, P, RC, RD, RN, RP, RU, RZ, S, SP, SS, T, TL, TR, X, Z, Colon, Slash, in ENUM_CLASS() argument
|
/llvm-project/llvm/lib/Target/NVPTX/ |
H A D | NVPTX.h | 139 RN, global() enumerator
|
/llvm-project/clang/lib/AST/ |
H A D | DeclarationName.cpp | 73 unsigned LN = LHSSelector.getNumArgs(), RN = RHSSelector.getNumArgs(); compare() local
|
/llvm-project/llvm/include/llvm/Analysis/ |
H A D | DDG.h | 352 auto *RN = new RootDDGNode(); in createRootNode() local
|
/llvm-project/polly/lib/Support/ |
H A D | ScopHelper.cpp | 465 getNumBlocksInRegionNode(RegionNode * RN) getNumBlocksInRegionNode() argument 473 getRegionNodeLoop(RegionNode * RN,LoopInfo & LI) getRegionNodeLoop() argument
|
/llvm-project/llvm/lib/Target/AVR/ |
H A D | AVRISelDAGToDAG.cpp | 338 const RegisterSDNode *RN = dyn_cast<RegisterSDNode>(BasePtr.getOperand(0)); select() local
|
/llvm-project/llvm/lib/Bitcode/Reader/ |
H A D | BitcodeAnalyzer.cpp | 112 for (const std::pair<unsigned, std::string> &RN : Info->RecordNames) in GetCodeName() local
|
/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAGDumper.cpp | 1053 if (unsigned RN = Value.getResNo()) printOperand() local
|
H A D | InstrEmitter.cpp | 72 if (RegisterSDNode *RN = dyn_cast<RegisterSDNode>(Node->getOperand(I - 1))) in countOperands() local
|
H A D | SelectionDAGISel.cpp | 3142 MatchStateUpdater(SelectionDAG & DAG,SDNode ** NodeToMatch,SmallVectorImpl<std::pair<SDValue,SDNode * >> & RN,SmallVectorImpl<MatchScope> & MS) MatchStateUpdater() argument
|
/llvm-project/llvm/utils/TableGen/Common/ |
H A D | CodeGenDAGPatterns.h | 1034 getResult(unsigned RN) getResult() argument 1044 getImpResult(unsigned RN) getImpResult() argument
|
/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.h | 368 RN = 0, // Round to Nearest global() enumerator
|
/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 531 RN = 0, // Round to Nearest global() enumerator
|
/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ISelDAGToDAG.cpp | 3023 auto *RN = dyn_cast<RegisterSDNode>(Base); selectLEA64_32Addr() local
|
/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCISelDAGToDAG.cpp | 2862 SDNode *RN = Select(N, false, &InstCnt); in Select() local
|