/llvm-project/llvm/tools/llvm-readobj/ |
H A D | ARMEHABIPrinter.h | 97 inline void OpcodeDecoder::Decode_00xxxxxx(const uint8_t *Opcodes, in Decode_00xxxxxx() 103 inline void OpcodeDecoder::Decode_01xxxxxx(const uint8_t *Opcodes, in Decode_01xxxxxx() 109 inline void OpcodeDecoder::Decode_1000iiii_iiiiiiii(const uint8_t *Opcodes, in Decode_1000iiii_iiiiiiii() 122 inline void OpcodeDecoder::Decode_10011101(const uint8_t *Opcodes, in Decode_10011101() 127 inline void OpcodeDecoder::Decode_10011111(const uint8_t *Opcodes, in Decode_10011111() 132 inline void OpcodeDecoder::Decode_1001nnnn(const uint8_t *Opcodes, in Decode_1001nnnn() 137 inline void OpcodeDecoder::Decode_10100nnn(const uint8_t *Opcodes, in Decode_10100nnn() 144 inline void OpcodeDecoder::Decode_10101nnn(const uint8_t *Opcodes, in Decode_10101nnn() 151 inline void OpcodeDecoder::Decode_10110000(const uint8_t *Opcodes, in Decode_10110000() 156 inline void OpcodeDecoder::Decode_10110001_0000iiii(const uint8_t *Opcodes, in Decode_10110001_0000iiii() [all …]
|
H A D | ARMWinEHPrinter.cpp | 998 void Decoder::decodeOpcodes(ArrayRef<uint8_t> Opcodes, unsigned Offset, in decodeOpcodes() argument 1097 ListScope Opcodes(SW, "Opcodes"); in dumpXDataRecord() local
|
/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
H A D | ARMUnwindOpAsm.h | 62 void EmitRaw(const SmallVectorImpl<uint8_t> &Opcodes) { in EmitRaw()
|
H A D | ARMELFStreamer.cpp | 281 const SmallVectorImpl<uint8_t> &Opcodes) { in emitUnwindRaw() argument 732 SmallVector<uint8_t, 64> Opcodes; global() member in __anonb22a74070111::ARMELFStreamer 777 emitUnwindRaw(int64_t Offset,const SmallVectorImpl<uint8_t> & Opcodes) emitUnwindRaw() argument 1455 emitUnwindRaw(int64_t Offset,const SmallVectorImpl<uint8_t> & Opcodes) emitUnwindRaw() argument [all...] |
H A D | ARMTargetStreamer.cpp | 102 const SmallVectorImpl<uint8_t> &Opcodes) { in emitUnwindRaw() argument
|
/llvm-project/llvm/lib/Target/X86/ |
H A D | X86InstrFMA3Info.h | 26 uint16_t Opcodes[3]; member
|
/llvm-project/llvm/utils/TableGen/Common/ |
H A D | PredicateExpander.cpp | 142 expandCheckOpcode(raw_ostream & OS,const RecVec & Opcodes) expandCheckOpcode() argument 172 expandCheckPseudo(raw_ostream & OS,const RecVec & Opcodes) expandCheckPseudo() argument 270 const RecVec &Opcodes = Rec->getValueAsListOfDefs("Opcodes"); expandOpcodeSwitchCase() local
|
H A D | CodeGenSchedule.cpp | 275 RecVec Opcodes = R->getValueAsListOfDefs("Opcodes"); checkSTIPredicates() local 321 RecVec Opcodes = EC->getValueAsListOfDefs("Opcodes"); processSTIPredicate() local 353 RecVec Opcodes = EC->getValueAsListOfDefs("Opcodes"); processSTIPredicate() local
|
H A D | CodeGenSchedule.h | 360 std::vector<const Record *> Opcodes; global() variable
|
/llvm-project/llvm/lib/ObjCopy/MachO/ |
H A D | MachOObject.h | 214 ArrayRef<uint8_t> Opcodes; global() member 230 ArrayRef<uint8_t> Opcodes; global() member 248 ArrayRef<uint8_t> Opcodes; global() member 261 ArrayRef<uint8_t> Opcodes; global() member
|
/llvm-project/llvm/tools/llvm-exegesis/lib/ |
H A D | SerialSnippetGenerator.cpp | 44 std::vector<unsigned> Opcodes; in computeAliasingInstructions() local
|
/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVTargetTransformInfo.cpp | 549 unsigned Opcodes[2] = {RISCV::VSLIDEDOWN_VX, RISCV::VSLIDEUP_VX}; getShuffleCost() local 575 unsigned Opcodes[] = {RISCV::VID_V, RISCV::VRSUB_VX, RISCV::VRGATHER_VV}; getShuffleCost() local 1143 SmallVector<unsigned, 3> Opcodes; getMinMaxReductionCost() local 1189 SmallVector<unsigned, 3> Opcodes; getMinMaxReductionCost() local 1245 SmallVector<unsigned, 3> Opcodes; getArithmeticReductionCost() local [all...] |
/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelDAGToDAG.cpp | 2575 SelectMVE_WB(SDNode * N,const uint16_t * Opcodes,bool Predicated) SelectMVE_WB() argument 2734 const uint16_t *Opcodes = IsUnsigned ? OpcodesU : OpcodesS; SelectBaseMVE_VMLLDAV() local 2792 SelectMVE_VLD(SDNode * N,unsigned NumVecs,const uint16_t * const * Opcodes,bool HasWriteback) SelectMVE_VLD() argument 2847 SelectMVE_VxDUP(SDNode * N,const uint16_t * Opcodes,bool Wrapping,bool Predicated) SelectMVE_VxDUP() argument 4335 static const uint16_t Opcodes[] = { ARM::VLD2DUPd8, ARM::VLD2DUPd16, Select() local 4342 static const uint16_t Opcodes[] = { ARM::VLD3DUPd8Pseudo, Select() local 4350 static const uint16_t Opcodes[] = { ARM::VLD4DUPd8Pseudo, Select() local 4442 static const uint16_t *const Opcodes[] = {Opcodes8, Opcodes16, Opcodes32}; Select() local 4485 static const uint16_t *const Opcodes[] = {Opcodes8, Opcodes16, Opcodes32}; Select() local 5145 static const uint16_t Opcodes[] = {ARM::MVE_VLDRWU32_qi_pre, Select() local 5158 static const uint16_t *const Opcodes[] = {Opcodes8, Opcodes16, Opcodes32}; Select() local 5172 static const uint16_t *const Opcodes[] = {Opcodes8, Opcodes16, Opcodes32}; Select() local 5282 static const uint16_t Opcodes[] = { Select() local 5292 static const uint16_t Opcodes[] = { Select() local 5302 static const uint16_t Opcodes[] = { Select() local 5312 static const uint16_t Opcodes[] = { Select() local [all...] |
H A D | ARMInstructionSelector.cpp | 128 } const Opcodes; member in __anon4a65c32b0111::ARMInstructionSelector [all...] |
/llvm-project/llvm/utils/TableGen/ |
H A D | DAGISelMatcherOpt.cpp | 422 StringSet<> Opcodes; FactorNodes() local
|
/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | LegalizerInfo.cpp | 300 std::initializer_list<unsigned> Opcodes) { in getActionDefinitionsBuilder()
|
/llvm-project/llvm/include/llvm/Object/ |
H A D | MachO.h | 193 ArrayRef<uint8_t> Opcodes; variable 245 ArrayRef<uint8_t> Opcodes; variable
|
/llvm-project/llvm/unittests/IR/ |
H A D | VPIntrinsicTest.cpp | 318 std::vector<unsigned> Opcodes; TEST_F() local
|
/llvm-project/llvm/tools/llvm-exegesis/ |
H A D | llvm-exegesis.cpp | 500 const auto Opcodes = getOpcodesOrDie(State); benchmarkMain() local
|
/llvm-project/llvm/lib/Transforms/Utils/ |
H A D | Local.cpp | 2391 getSalvageOpsForGEP(GetElementPtrInst * GEP,const DataLayout & DL,uint64_t CurrentLocOps,SmallVectorImpl<uint64_t> & Opcodes,SmallVectorImpl<Value * > & AdditionalValues) getSalvageOpsForGEP() argument 2446 handleSSAValueOperands(uint64_t CurrentLocOps,SmallVectorImpl<uint64_t> & Opcodes,SmallVectorImpl<Value * > & AdditionalValues,Instruction * I) handleSSAValueOperands() argument 2458 getSalvageOpsForBinOp(BinaryOperator * BI,uint64_t CurrentLocOps,SmallVectorImpl<uint64_t> & Opcodes,SmallVectorImpl<Value * > & AdditionalValues) getSalvageOpsForBinOp() argument 2517 getSalvageOpsForIcmpOp(ICmpInst * Icmp,uint64_t CurrentLocOps,SmallVectorImpl<uint64_t> & Opcodes,SmallVectorImpl<Value * > & AdditionalValues) getSalvageOpsForIcmpOp() argument [all...] |
/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsSEFrameLowering.cpp | 246 std::pair<unsigned, unsigned> Opcodes = getMFHiLoOpc(Src); expandCopy() local
|
/llvm-project/llvm/include/llvm/ObjectYAML/ |
H A D | DWARFYAML.h | 175 std::vector<LineTableOpcode> Opcodes; global() member
|
/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelDAGToDAGHVX.cpp | 2111 unsigned Opcodes[] = { contracting() local 2127 unsigned Opcodes[] = { contracting() local 2146 unsigned Opcodes[] = { contracting() local
|
/llvm-project/llvm/lib/Transforms/IPO/ |
H A D | Attributor.cpp | 2029 checkForAllInstructionsImpl(Attributor * A,InformationCache::OpcodeInstMapTy & OpcodeInstMap,function_ref<bool (Instruction &)> Pred,const AbstractAttribute * QueryingAA,const AAIsDead * LivenessAA,ArrayRef<unsigned> Opcodes,bool & UsedAssumedInformation,bool CheckBBLivenessOnly=false,bool CheckPotentiallyDead=false) checkForAllInstructionsImpl() argument 2059 checkForAllInstructions(function_ref<bool (Instruction &)> Pred,const Function * Fn,const AbstractAttribute * QueryingAA,ArrayRef<unsigned> Opcodes,bool & UsedAssumedInformation,bool CheckBBLivenessOnly,bool CheckPotentiallyDead) checkForAllInstructions() argument 2084 checkForAllInstructions(function_ref<bool (Instruction &)> Pred,const AbstractAttribute & QueryingAA,ArrayRef<unsigned> Opcodes,bool & UsedAssumedInformation,bool CheckBBLivenessOnly,bool CheckPotentiallyDead) checkForAllInstructions() argument
|
/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64AsmPrinter.cpp | 2058 const unsigned Opcodes[2][2] = {{AArch64::BRAA, AArch64::BRAAZ}, emitInstruction() local
|