Home
last modified time | relevance | path

Searched defs:NumParts (Results 1 – 19 of 19) sorted by relevance

/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DLegalizerHelper.cpp61 unsigned NumParts = Size / NarrowSize; in getNarrowTypeBreakDown() local
262 int NumParts = LCMTy.getSizeInBits() / NarrowTy.getSizeInBits(); buildLCMMergePieces() local
1210 int NumParts = SizeOp0 / NarrowSize; narrowScalar() local
1228 int NumParts = TotalSize / NarrowSize; narrowScalar() local
1365 int NumParts = SizeOp0 / NarrowSize; narrowScalar() local
1446 unsigned NumParts = SizeOp0 / NarrowSize; narrowScalar() local
1592 int NumParts = SizeOp0 / NarrowSize; narrowScalar() local
1655 unsigned NumParts = SizeOp0 / NarrowSize; narrowScalar() local
4031 int NumParts, NumLeftover; makeDstOps() local
4317 unsigned NumParts = DstTy.getNumElements() / NarrowTy.getNumElements(); fewerElementsVectorMerge() local
4430 int NumParts = -1; reduceLoadStoreWidth() local
4459 __anon2d1bd0d20102(LLT PartTy, SmallVectorImpl<Register> &ValRegs, unsigned NumParts, unsigned Offset) reduceLoadStoreWidth() argument
4815 const unsigned NumParts = fewerElementsVectorReductions() local
4901 unsigned NumParts = SrcTy.getNumElements(); fewerElementsVectorSeqReductions() local
5629 unsigned NumParts = Size / NarrowSize; narrowScalarMul() local
5684 int NumParts = SizeOp1 / NarrowSize; narrowScalarExtract() local
[all...]
H A DCallLowering.cpp644 unsigned NumParts = determineAssignments() local
747 const unsigned NumParts = Args[i].Flags.size(); handleAssignments() local
1003 unsigned NumParts = getReturnInfo() local
[all...]
H A DUtils.cpp480 extractParts(Register Reg,LLT Ty,int NumParts,SmallVectorImpl<Register> & VRegs,MachineIRBuilder & MIRBuilder,MachineRegisterInfo & MRI) extractParts() argument
498 unsigned NumParts = RegSize / MainSize; extractParts() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZTargetTransformInfo.cpp668 unsigned NumParts = getNumVectorRegs(SrcTy); getVectorTruncCost() local
H A DSystemZISelLowering.cpp1554 splitValueIntoRegisterParts(SelectionDAG & DAG,const SDLoc & DL,SDValue Val,SDValue * Parts,unsigned NumParts,MVT PartVT,std::optional<CallingConv::ID> CC) const splitValueIntoRegisterParts() argument
1566 joinRegisterPartsIntoValue(SelectionDAG & DAG,const SDLoc & DL,const SDValue * Parts,unsigned NumParts,MVT PartVT,EVT ValueVT,std::optional<CallingConv::ID> CC) const joinRegisterPartsIntoValue() argument
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGBuilder.cpp166 getCopyFromParts(SelectionDAG & DAG,const SDLoc & DL,const SDValue * Parts,unsigned NumParts,MVT PartVT,EVT ValueVT,const Value * V,SDValue InChain,std::optional<CallingConv::ID> CC=std::nullopt,std::optional<ISD::NodeType> AssertOp=std::nullopt) getCopyFromParts() argument
338 getCopyFromPartsVector(SelectionDAG & DAG,const SDLoc & DL,const SDValue * Parts,unsigned NumParts,MVT PartVT,EVT ValueVT,const Value * V,SDValue InChain,std::optional<CallingConv::ID> CallConv) getCopyFromPartsVector() argument
504 getCopyToParts(SelectionDAG & DAG,const SDLoc & DL,SDValue Val,SDValue * Parts,unsigned NumParts,MVT PartVT,const Value * V,std::optional<CallingConv::ID> CallConv=std::nullopt,ISD::NodeType ExtendKind=ISD::ANY_EXTEND) getCopyToParts() argument
687 getCopyToPartsVector(SelectionDAG & DAG,const SDLoc & DL,SDValue Val,SDValue * Parts,unsigned NumParts,MVT PartVT,const Value * V,std::optional<CallingConv::ID> CallConv) getCopyToPartsVector() argument
962 unsigned NumParts = RegCount[Value]; getCopyToRegs() local
2220 unsigned NumParts = TLI.getNumRegistersForCallingConv(Context, CC, VT); visitRet() local
10505 unsigned NumParts = getNumRegistersForCallingConv(CLI.RetTy->getContext(), LowerCallTo() local
11165 unsigned NumParts = 0; LowerArguments() local
11193 unsigned NumParts = TLI->getNumRegistersForCallingConv( LowerArguments() local
[all...]
/freebsd-src/contrib/llvm-project/clang/utils/TableGen/
H A DMveEmitter.cpp1767 constexpr unsigned NumParts = 4; EmitHeader() local
2031 constexpr unsigned NumParts = 3; EmitHeader() local
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp1746 unsigned NumParts = GetReturnInfo() local
/freebsd-src/contrib/llvm-project/llvm/lib/Transforms/Vectorize/
H A DSLPVectorizer.cpp7033 unsigned NumParts = TTI.getNumberOfParts(VecTy); getBuildVectorCost() local
7112 computeExtractCost(ArrayRef<Value * > VL,ArrayRef<int> Mask,ArrayRef<std::optional<TTI::ShuffleKind>> ShuffleKinds,unsigned NumParts) computeExtractCost() argument
7428 adjustExtracts(const TreeEntry * E,MutableArrayRef<int> Mask,ArrayRef<std::optional<TTI::ShuffleKind>> ShuffleKinds,unsigned NumParts,bool & UseVecBaseAsInput) adjustExtracts() argument
7546 unsigned NumParts = TTI.getNumberOfParts(MaskVecTy); add() local
7564 unsigned NumParts = TTI.getNumberOfParts(MaskVecTy); add() local
9706 isGatherShuffledEntry(const TreeEntry * TE,ArrayRef<Value * > VL,SmallVectorImpl<int> & Mask,SmallVectorImpl<SmallVector<const TreeEntry * >> & Entries,unsigned NumParts) isGatherShuffledEntry() argument
10202 adjustExtracts(const TreeEntry * E,MutableArrayRef<int> Mask,ArrayRef<std::optional<TTI::ShuffleKind>> ShuffleKinds,unsigned NumParts,bool & UseVecBaseAsInput) adjustExtracts() argument
10682 unsigned NumParts = TTI->getNumberOfParts(VecTy); processBuildVector() local
[all...]
H A DLoopVectorize.cpp6446 if (unsigned NumParts = TTI.getNumberOfParts(VectorTy)) { getInstructionCost() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPURegisterBankInfo.cpp722 unsigned NumParts = Bits / 32; in buildReadFirstLane() local
898 unsigned NumParts = OpSize / PartSize; in executeInWaterfallLoop() local
H A DAMDGPULegalizerInfo.cpp515 const unsigned NumParts = PointerTy.getSizeInBits() / 32; castBufferRsrcFromV4I32() local
551 const unsigned NumParts = PointerTy.getSizeInBits() / 32; castBufferRsrcToV4I32() local
4040 unsigned NumParts = Size / 32; legalizeMul() local
[all...]
H A DSIRegisterInfo.cpp2985 const unsigned NumParts = RegDWORDs / EltDWORDs; getRegSplitParts() local
/freebsd-src/contrib/llvm-project/llvm/lib/Transforms/IPO/
H A DGlobalOpt.cpp523 unsigned NumParts = count_if(Parts, [](const auto &Pair) { SRAGlobal() local
/freebsd-src/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetLowering.h4320 splitValueIntoRegisterParts(SelectionDAG & DAG,const SDLoc & DL,SDValue Val,SDValue * Parts,unsigned NumParts,MVT PartVT,std::optional<CallingConv::ID> CC) splitValueIntoRegisterParts() argument
4344 joinRegisterPartsIntoValue(SelectionDAG & DAG,const SDLoc & DL,const SDValue * Parts,unsigned NumParts,MVT PartVT,EVT ValueVT,std::optional<CallingConv::ID> CC) joinRegisterPartsIntoValue() argument
/freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp4443 splitValueIntoRegisterParts(SelectionDAG & DAG,const SDLoc & DL,SDValue Val,SDValue * Parts,unsigned NumParts,MVT PartVT,std::optional<CallingConv::ID> CC) const splitValueIntoRegisterParts() argument
4458 joinRegisterPartsIntoValue(SelectionDAG & DAG,const SDLoc & DL,const SDValue * Parts,unsigned NumParts,MVT PartVT,EVT ValueVT,std::optional<CallingConv::ID> CC) const joinRegisterPartsIntoValue() argument
13394 unsigned NumParts = VecVT.getSizeInBits() / 128; PerformVQDMULHCombine() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp19844 splitValueIntoRegisterParts(SelectionDAG & DAG,const SDLoc & DL,SDValue Val,SDValue * Parts,unsigned NumParts,MVT PartVT,std::optional<CallingConv::ID> CC) const splitValueIntoRegisterParts() argument
19898 joinRegisterPartsIntoValue(SelectionDAG & DAG,const SDLoc & DL,const SDValue * Parts,unsigned NumParts,MVT PartVT,EVT ValueVT,std::optional<CallingConv::ID> CC) const joinRegisterPartsIntoValue() argument
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp6863 unsigned NumParts = 1; LowerFormalArguments() local
7821 unsigned NumParts = 1; LowerCall() local
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp18260 splitValueIntoRegisterParts(SelectionDAG & DAG,const SDLoc & DL,SDValue Val,SDValue * Parts,unsigned NumParts,MVT PartVT,std::optional<CallingConv::ID> CC) const splitValueIntoRegisterParts() argument