| /llvm-project/llvm/lib/Transforms/Utils/ |
| H A D | GuardUtils.cpp | 82 void llvm::widenWidenableBranch(BranchInst *WidenableBR, Value *NewCond) { in widenWidenableBranch() argument
108 void llvm::setWidenableBranchCond(BranchInst *WidenableBR, Value *NewCond) { in setWidenableBranchCond() argument
|
| H A D | BasicBlockUtils.cpp | 2202 Value *NewCond = PBI->getCondition(); InvertBranch() local
|
| /llvm-project/llvm/lib/CodeGen/ |
| H A D | HardwareLoops.cpp | 548 Value *NewCond = CondBuilder.CreateCall(DecFunc, Ops); InsertLoopDec() local
593 Value *NewCond = UpdateBranch() local
|
| H A D | BranchFolding.cpp | 1111 SmallVector<MachineOperand, 4> NewCond(Cond); TailMergeBlocks() local
1575 SmallVector<MachineOperand, 4> NewCond(CurCond); OptimizeBlock() local
|
| /llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | IndVarSimplify.cpp | 1865 Value *NewCond; in predicateLoopExits() local
1181 replaceExitCond(BranchInst * BI,Value * NewCond,SmallVectorImpl<WeakTrackingVH> & DeadInsts) replaceExitCond() argument
1203 auto *NewCond = createFoldedExitCond(L, ExitingBB, IsTaken); foldExit() local
1409 auto *NewCond = *Replaced; optimizeLoopExitWithUnknownExitCount() local
[all...] |
| H A D | LoopPredication.cpp | 1162 Value *NewCond = B.CreateICmp(ICmpInst::ICMP_UGT, ECV, RHS); predicateLoopExits() local
|
| H A D | GuardWidening.cpp | 98 setCondition(Instruction * I,Value * NewCond) setCondition() argument
|
| H A D | LICM.cpp | 2472 Value *NewCond = Builder.CreateICmp(P, LHS1, NewRHS); hoistMinMax() local
|
| H A D | LoopStrengthReduce.cpp | 2583 ICmpInst *NewCond = new ICmpInst(Cond->getIterator(), Pred, OptimizeMax() local
|
| /llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCReduceCRLogicals.cpp | 116 MachineInstr *NewCond; member
|
| /llvm-project/llvm/unittests/Analysis/ |
| H A D | ScalarEvolutionTest.cpp | 797 auto *NewCond = Builder.CreateICmp( TEST_F() local
886 auto *NewCond = Builder.CreateICmp( TEST_F() local
|
| /llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68kISelLowering.cpp | 2269 if (SDValue NewCond = LowerSETCC(Cond, DAG)) in LowerSELECT() local
2471 Cond = NewCond; in LowerBRCOND() local
|
| /llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | VPlanRecipes.cpp | 1622 Value *NewCond = State.get(Cond, Part, State.VF.isScalar()); execute() local
|
| /llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstructionCombining.cpp | 3781 Value *NewCond = Op0; visitSwitchInst() local
3850 Value *NewCond = Builder.CreateTrunc(Cond, Ty, "trunc"); visitSwitchInst() local
|
| H A D | InstCombineSelect.cpp | 3641 Value *NewCond = Builder.CreateFCmp(InvPred, Cmp0, Cmp1, visitSelectInst() local
|
| /llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 4093 ISD::CondCode NewCond; optimizeSetCCOfSignedTruncationCheck() local
5158 ISD::CondCode NewCond = Cond; SimplifySetCC() local
5224 ISD::CondCode NewCond = ISD::SETCC_INVALID; SimplifySetCC() local
5253 ISD::CondCode NewCond = UOF == 0 ? ISD::SETO : ISD::SETUO; SimplifySetCC() local
[all...] |
| /llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 9742 Register NewCond = MRI.createVirtualRegister(&AArch64::GPR64commonRegClass); createRemainingIterationsGreaterCondition() local
|
| H A D | AArch64ISelLowering.cpp | 23683 auto NewCond = getInvertedCondCode(OldCond); performSETCCCombine() local
[all...] |
| /llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 4649 SDValue NewCond = DAG.getSetCC(SL, Cond.getValueType(), LHS, RHS, NewCC); performSelectCombine() local
|
| /llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 15785 if (SDValue NewCond = tryDemorganOfBooleanCondition(LHS, DAG)) { combine_CC() local
16836 SDValue NewCond = Cond.getOperand(0); PerformDAGCombine() local
|
| /llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 24147 if (SDValue NewCond = LowerSETCC(Cond, DAG)) { LowerSELECT() local
46304 SDValue NewCond = combineSelect() local
[all...] |