| /llvm-project/llvm/lib/Transforms/Utils/ |
| H A D | VNCoercion.cpp | 173 analyzeLoadFromClobberingWrite(Type * LoadTy,Value * LoadPtr,Value * WritePtr,uint64_t WriteSizeInBits,const DataLayout & DL) analyzeLoadFromClobberingWrite() argument
211 analyzeLoadFromClobberingStore(Type * LoadTy,Value * LoadPtr,StoreInst * DepSI,const DataLayout & DL) analyzeLoadFromClobberingStore() argument
232 analyzeLoadFromClobberingLoad(Type * LoadTy,Value * LoadPtr,LoadInst * DepLI,const DataLayout & DL) analyzeLoadFromClobberingLoad() argument
246 analyzeLoadFromClobberingMemInst(Type * LoadTy,Value * LoadPtr,MemIntrinsic * MI,const DataLayout & DL) analyzeLoadFromClobberingMemInst() argument
|
| /llvm-project/compiler-rt/lib/scudo/standalone/tests/ |
| H A D | memtag_test.cpp | 198 uptr LoadPtr = Addr; in TEST_F() local
[all...] |
| /llvm-project/llvm/lib/Analysis/ |
| H A D | Loads.cpp | 472 areNonOverlapSameBaseLoadAndStore(const Value * LoadPtr,Type * LoadTy,const Value * StorePtr,Type * StoreTy,const DataLayout & DL) areNonOverlapSameBaseLoadAndStore() argument
506 Value *LoadPtr = LI->getPointerOperand()->stripPointerCasts(); getAvailableLoadStore() local
|
| /llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | LoopLoadElimination.cpp | 96 Value *LoadPtr = Load->getPointerOperand(); isDependenceDistanceOfOne() local
|
| H A D | GVN.cpp | 1478 Value *LoadPtr = AvailableLoad.second; eliminatePartiallyRedundantLoad() local
1739 Value *LoadPtr = Load->getPointerOperand(); PerformLoadPRE() local
1824 Value *LoadPtr = Load->getPointerOperand(); performLoopLoadPRE() local
[all...] |
| H A D | LoopIdiomRecognize.cpp | 1181 Value *LoadPtr = LI->getPointerOperand(); processLoopStoreOfLoopLoad() local
|
| H A D | NewGVN.cpp | 1445 performSymbolicLoadCoercion(Type * LoadType,Value * LoadPtr,LoadInst * LI,Instruction * DepInst,MemoryAccess * DefiningAccess) const performSymbolicLoadCoercion() argument
|
| /llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | R600ISelLowering.cpp | 1274 LoadPtr = DAG.getNode(ISD::ADD, DL, MVT::i32, BasePtr, Offset); in lowerPrivateExtLoad() local
1043 SDValue LoadPtr = BasePtr; lowerPrivateTruncStore() local
|
| /llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 4450 SDValue LoadPtr = DAG.getNode(ISD::ADD, DL, PtrTy, Arg, passByValArg() local
4475 SDValue LoadPtr = DAG.getNode(ISD::ADD, DL, PtrTy, Arg, passByValArg() local
|
| /llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonLoopIdiomRecognition.cpp | 1959 Value *LoadPtr = LI->getPointerOperand(); isLegalStore() local
|
| /llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCalls.cpp | 294 Value *LoadPtr = II.getArgOperand(0); simplifyMaskedLoad() local
|
| /llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 8798 Register LoadPtr = Src; lowerMemcpy() local
8897 Register LoadPtr = Src; lowerMemmove() local
|
| H A D | CombinerHelper.cpp | 3835 Register LoadPtr; findLoadOffsetsForLoadOrCombine() local
|