/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelLowering.h | 462 MVT HalfTy = typeSplit(Ty).first; in LoHalf() local 473 MVT HalfTy = typeSplit(Ty).first; in HiHalf() local
|
H A D | HexagonISelLoweringHVX.cpp | 520 MVT HalfTy = MVT::getVectorVT(VecTy.getVectorElementType(), NumElem/2); in typeSplit() local 1731 MVT HalfTy = typeSplit(VecTy).first; LowerHvxConcatVectors() local 2258 MVT HalfTy = typeSplit(VecTy).first; LowerHvxFpExtend() local 2958 MVT HalfTy = typeSplit(ResTy).first; SplitVectorOp() local [all...] |
H A D | HexagonISelDAGToDAGHVX.cpp | 1192 Op = DAG.getTargetExtractSubreg(Sub, dl, HalfTy, Op); in materialize() local 1516 MVT HalfTy = getSingleVT(MVT::i8); packp() local
|
H A D | HexagonISelLowering.cpp | 2666 MVT HalfTy = MVT::getVectorVT(ElemTy, Num/2); buildVector64() local
|
/llvm-project/clang/lib/CodeGen/ |
H A D | CodeGenTypeCache.h | 39 llvm::Type *HalfTy, *BFloatTy, *FloatTy, *DoubleTy; member
|
H A D | CGBuiltin.cpp | 14081 auto *HalfTy = llvm::FixedVectorType::get( EmitX86CvtF16ToFloatExpr() local [all...] |
/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPURegisterBankInfo.cpp | 662 LLT HalfTy, in split64BitValueForMapping() argument 2130 LLT HalfTy = LLT::scalar(32); applyMappingSMULU64() local 2332 LLT HalfTy = getHalfSizedType(DstTy); applyMappingImpl() local 2409 LLT HalfTy = getHalfSizedType(DstTy); applyMappingImpl() local [all...] |
/llvm-project/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64PostLegalizerCombiner.cpp | 426 LLT HalfTy = in applyCombineMulCMLT() local
|
/llvm-project/llvm/unittests/Transforms/Utils/ |
H A D | LocalTest.cpp | 1334 Type *HalfTy = Type::getHalfTy(Context); in TEST() local
|
/llvm-project/llvm/unittests/IR/ |
H A D | InstructionsTest.cpp | 210 Type *HalfTy = Type::getHalfTy(C); TEST() local
|
/llvm-project/clang/include/clang/AST/ |
H A D | ASTContext.h | 1133 CanQualType HalfTy; // [OpenCL 6.1.1.1], ARM NEON global() variable
|
/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | LegalizerHelper.cpp | 5109 narrowScalarShiftByConstant(MachineInstr & MI,const APInt & Amt,const LLT HalfTy,const LLT AmtTy) narrowScalarShiftByConstant() argument 5221 const LLT HalfTy = LLT::scalar(NewBitSize); narrowScalarShift() local [all...] |
H A D | CombinerHelper.cpp | 2335 LLT HalfTy = LLT::scalar(HalfSize); applyCombineShiftToUnmerge() local [all...] |
/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 15682 auto *HalfTy = HalfV->getType(); areExtractShuffleVectors() local 28313 auto *HalfTy = VectorType::getHalfElementsVectorType(Ty); createComplexDeinterleavingIR() local [all...] |