/llvm-project/llvm/lib/Support/ |
H A D | SuffixTree.cpp | 69 unsigned StartIdx, unsigned EndIdx, in insertInternalNode() 179 unsigned SuffixTree::extend(unsigned EndIdx, unsigned SuffixesToAdd) { in extend()
|
/llvm-project/llvm/include/llvm/Support/ |
H A D | SuffixTreeNode.h | 172 unsigned *EndIdx = nullptr; member
|
H A D | Automaton.h | 131 unsigned EndIdx = TransitionInfoIdx; in transition() local
|
/llvm-project/llvm/lib/CodeGen/ |
H A D | StackFrameLayoutAnalysisPass.cpp | 187 for (int Idx = MFI.getObjectIndexBegin(), EndIdx = MFI.getObjectIndexEnd(); emitStackFrameLayoutRemarks() local
|
H A D | RegisterBankInfo.cpp | 445 OpIdx != EndIdx; ++OpIdx) { in applyDefaultMapping() local 185 for (unsigned OpIdx = 0, EndIdx = MI.getNumOperands(); OpIdx != EndIdx; getInstrMappingImpl() local
|
H A D | PostRASchedulerList.cpp | 157 setEndIndex(unsigned EndIdx) setEndIndex() argument
|
H A D | LiveIntervals.cpp | 1555 repairOldRegInRange(const MachineBasicBlock::iterator Begin,const MachineBasicBlock::iterator End,const SlotIndex EndIdx,LiveRange & LR,const Register Reg,LaneBitmask LaneMask) repairOldRegInRange() argument 1651 SlotIndex EndIdx; repairIntervalsInRange() local
|
H A D | FixupStatepointCallerSaved.cpp | 381 EndIdx = MI.getNumOperands(); findRegistersToSpill() local
|
H A D | StackColoring.cpp | 883 SlotIndex EndIdx = Indexes->getMBBEndIdx(&MBB); calculateLiveIntervals() local
|
H A D | MachineOutliner.cpp | 628 unsigned EndIdx = StartIdx + StringLen - 1; findCandidates() local
|
H A D | MIRPrinter.cpp | 436 const int EndIdx = MFI.getObjectIndexEnd(); convertStackObjects() local
|
H A D | InlineSpiller.cpp | 611 EndIdx = MI.getNumOperands(); canGuaranteeAssignmentAfterRemat() local
|
/llvm-project/llvm/utils/TableGen/Common/ |
H A D | CodeGenRegisters.cpp | 1965 for (unsigned SubIdx = 0, EndIdx = RegUnitSets.size(); SubIdx != EndIdx; in pruneUnitSets() local 2055 for (unsigned Idx = 0, EndIdx = RegUnitSets.size(); Idx != EndIdx; ++Idx) { in computeRegUnitSets() local 2227 for (unsigned Idx = 0, EndIdx = RegUnitSets.size(); Idx != EndIdx; ++Idx) in computeDerivedInfo() local 2232 for (unsigned Idx = 0, EndIdx in computeDerivedInfo() local 2239 for (unsigned Idx = 0, EndIdx = RegUnitSets.size(); Idx != EndIdx; ++Idx) { computeDerivedInfo() local [all...] |
/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIOptimizeExecMaskingPreRA.cpp | 322 SlotIndex EndIdx = LIS->getInstructionIndex(*AndExecMI); in optimizeElseBranch() local
|
H A D | AMDGPULegalizerInfo.cpp | 6222 auto EndIdx = Intr->VAddrEnd; packImage16bitOpsToDwords() local
|
/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ExpandImm.cpp | 156 int EndIdx = NotSet; in trySequenceOfOnes() local
|
H A D | AArch64InstrInfo.cpp | 1246 for (unsigned OpIdx = 0, EndIdx = Instr.getNumOperands(); OpIdx < EndIdx; UpdateOperandRegClass() local
|
/llvm-project/llvm/lib/Transforms/IPO/ |
H A D | IROutliner.cpp | 2425 for (unsigned Idx = StartIdx; Idx <= EndIdx; Idx++) in pruneIncompatibleRegions() local 2367 unsigned EndIdx = IRSC->getEndIdx(); isCompatibleWithAlreadyOutlinedCode() local 2970 unsigned EndIdx = OS->Candidate->getEndIdx(); doOutline() local
|
/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | LiveInterval.h | 630 auto Idx = R.begin(), EndIdx = R.end(); in findIndexesLiveAt() local
|
/llvm-project/llvm/lib/Analysis/ |
H A D | IRSimilarityIdentifier.cpp | 980 for (unsigned CurrIdx = StartIdx; CurrIdx <= EndIdx; CurrIdx++) { in createCandidatesFromSuffixTree() local
|
/llvm-project/llvm/lib/MC/ |
H A D | MCWin64EH.cpp | 1746 int EndIdx = CanTweakProlog ? 1 : 0; in getARMOffsetInProlog() local
|
/llvm-project/llvm/utils/TableGen/ |
H A D | SubtargetEmitter.cpp | 1266 for (unsigned UseIdx = 0, EndIdx = Reads.size(); UseIdx != EndIdx; GenSchedClassTables() local
|
/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineVectorOps.cpp | 2039 unsigned EndIdx = Mask.back(); isShuffleExtractingFromLHS() local
|
/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | CombinerHelper.cpp | 2229 for (unsigned Idx = 1, EndIdx = MI.getNumDefs(); Idx != EndIdx; ++Idx) { matchCombineUnmergeWithDeadLanesToTrunc() local 2293 for (unsigned Idx = 1, EndIdx = MI.getNumDefs(); Idx != EndIdx; ++Idx) { applyCombineUnmergeZExtToZExt() local
|
/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCISelDAGToDAG.cpp | 1547 unsigned StartIdx, EndIdx; member [all...] |