Home
last modified time | relevance | path

Searched defs:Cycles (Results 1 – 25 of 27) sorted by relevance

12

/llvm-project/llvm/lib/Target/X86/
H A DX86PadShortFunction.cpp44 unsigned int Cycles = 0; global() member
133 unsigned Cycles = ReturnBB.second; runOnMachineFunction() local
163 findReturns(MachineBasicBlock * MBB,unsigned int Cycles) findReturns() argument
185 cyclesUntilReturn(MachineBasicBlock * MBB,unsigned int & Cycles) cyclesUntilReturn() argument
[all...]
/llvm-project/llvm/unittests/tools/llvm-mca/X86/
H A DTestIncrementalMCA.cpp52 Expected<unsigned> Cycles = P->run(); in TEST_F() local
62 Expected<unsigned> Cycles = P->run(); in TEST_F() local
157 Expected<unsigned> Cycles = P->run(); in TEST_F() local
167 Expected<unsigned> Cycles = P->run(); in TEST_F() local
234 Expected<unsigned> Cycles = P->run(); in TEST_F() local
/llvm-project/llvm/include/llvm/MCA/
H A DPipeline.h64 unsigned Cycles = 0; variable
H A DSupport.h57 : Numerator(Cycles), Denominator(ResourceUnits) {} in Numerator() argument
H A DInstruction.h188 unsigned Cycles; member
419 void subtract(unsigned Cycles) { in subtract()
/llvm-project/llvm/lib/MCA/
H A DInstruction.cpp22 unsigned Cycles) { in writeStartEvent()
31 unsigned Cycles) { in writeStartEvent()
/llvm-project/llvm/tools/llvm-mca/Views/
H A DTimelineView.cpp22 unsigned Cycles) in TimelineView()
121 static void tryChangeColor(raw_ostream &OS, unsigned Cycles, in tryChangeColor()
257 static void printTimelineHeader(formatted_raw_ostream &OS, unsigned Cycles) { in printTimelineHeader()
H A DBottleneckAnalysis.cpp507 unsigned Cycles = 2 * Tracker.getResourcePressureCycles(IID); in onEvent() local
[all...]
/llvm-project/llvm/lib/MCA/Stages/
H A DInstructionTables.cpp32 unsigned Cycles = Resource.second.size(); in execute() local
H A DInOrderIssueStage.cpp30 void StallInfo::update(const InstRef &Inst, unsigned Cycles, StallKind SK) { in update() argument
119 if (unsigned Cycles = checkRegisterHazard(PRF, STI, IR)) { in canExecute() local
/llvm-project/llvm/docs/
H A DCycleTerminology.rst12 Cycles chapter
/llvm-project/llvm/unittests/tools/llvm-mca/
H A DMCATestBase.cpp116 Expected<unsigned> Cycles = P->run(); in runBaselineMCA() local
/llvm-project/llvm/lib/CodeGen/
H A DEarlyIfConversion.cpp855 struct Cycles { global() struct
856 Key__anondae13cb90511::Cycles global() argument
857 Value__anondae13cb90511::Cycles global() argument
1166 unsigned Cycles = 0; shouldConvertIf() local
[all...]
H A DTargetSchedule.cpp114 return Cycles >= 0 ? Cycles : 1000; in capLatency() argument
H A DWindowScheduler.cpp621 DenseMap<MachineInstr *, int> Cycles, Stages; expand() local
H A DMachineTraceMetrics.cpp1241 unsigned Cycles = 0; getResourceLength() local
H A DMachineSink.cpp755 SmallVector<MachineCycle *, 8> Cycles(CI->toplevel_begin(), runOnMachineFunction() local
/llvm-project/llvm/include/llvm/MC/
H A DMCSchedule.h87 int16_t Cycles; global() member
106 int Cycles; global() member
/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600InstrInfo.cpp382 return Cycles[Op]; in getTransSwizzle() local
386 return Cycles[Op]; in getTransSwizzle() local
390 unsigned Cycles[3] = { 2, 1, 2}; getTransSwizzle() local
394 unsigned Cycles[3] = { 2, 2, 1}; getTransSwizzle() local
H A DAMDGPUInsertDelayAlu.cpp400 unsigned Cycles = SIInstrInfo::getNumWaitStates(MI); runOnMachineBasicBlock() local
[all...]
/llvm-project/llvm/include/llvm/MCA/HardwareUnits/
H A DLSUnit.h119 unsigned Cycles = IR.getInstruction()->getCyclesLeft(); onGroupIssued() local
/llvm-project/llvm/include/llvm/CodeGen/
H A DMachineTraceMetrics.h336 DenseMap<const MachineInstr*, InstrCycles> Cycles; global() variable
/llvm-project/llvm/tools/llvm-mca/
H A Dllvm-mca.cpp342 Expected<unsigned> Cycles = P.run(); in runPipeline() local
/llvm-project/llvm/include/llvm/ADT/
H A DGenericUniformityImpl.h925 static bool insertIfNotContained(SmallVector<CycleT *> &Cycles, in insertIfNotContained()
/llvm-project/llvm/utils/TableGen/
H A DSubtargetEmitter.cpp367 int Cycles = Stage->getValueAsInt("Cycles"); FormItineraryStageString() local
[all...]

12