Searched defs:BaseIdx (Results 1 – 8 of 8) sorted by relevance
| /llvm-project/compiler-rt/lib/fuzzer/dataflow/ |
| H A D | DataFlow.cpp | 188 size_t BaseIdx = Iter * kNumLabels; in main() local
|
| /llvm-project/llvm/utils/TableGen/ |
| H A D | PseudoLoweringEmitter.cpp | 75 addDagOperandMapping(Record * Rec,DagInit * Dag,CodeGenInstruction & Insn,IndexedMap<OpData> & OperandMap,unsigned BaseIdx) addDagOperandMapping() argument
[all...] |
| /llvm-project/clang/lib/StaticAnalyzer/Core/ |
| H A D | Store.cpp | 489 SVal BaseIdx = ElemR->getIndex(); getLValueElement() local
|
| /llvm-project/llvm/lib/CodeGen/ |
| H A D | StackMaps.cpp | 469 unsigned BaseIdx = GCPtrIndices[P.first]; parseStatepointOpers() local
|
| /llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 554 unsigned BaseIdx = alignDown(ST.getMaxNumSGPRs(MF), Align) - Align; getAlignedHighSGPRForRC() local
|
| /llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | RewriteStatepointsForGC.cpp | 1539 Value *BaseIdx = Builder.getInt32(FindIndex(LiveVariables, BasePtrs[i])); CreateGCRelocates() local
|
| /llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeIntegerTypes.cpp | 5696 SDValue BaseIdx = N->getOperand(1); PromoteIntRes_EXTRACT_SUBVECTOR() local
|
| /llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 4990 unsigned BaseIdx = Op.getConstantOperandVal(2); getTargetConstantBitsFromNode() local
5010 unsigned BaseIdx = Op.getConstantOperandVal(1); getTargetConstantBitsFromNode() local
6232 int BaseIdx = i * NumBytesPerElt; getFauxShuffleMask() local
7002 int64_t BaseIdx = EltIdx - (ByteOffset / BaseSizeInBytes); EltsFromConsecutiveLoads() local
7782 isHorizontalBinOpPart(const BuildVectorSDNode * N,unsigned Opcode,const SDLoc & DL,SelectionDAG & DAG,unsigned BaseIdx,unsigned LastIdx,SDValue & V0,SDValue & V1) isHorizontalBinOpPart() argument
39718 int BaseIdx = RootMask.size() * SrcOpIndex; combineX86ShufflesRecursively() local
[all...] |