1 /* $NetBSD: ti-serdes.h,v 1.1.1.1 2021/11/07 16:49:56 jmcneill Exp $ */ 2 3 /* SPDX-License-Identifier: GPL-2.0 */ 4 /* 5 * This header provides constants for SERDES MUX for TI SoCs 6 */ 7 8 #ifndef _DT_BINDINGS_MUX_TI_SERDES 9 #define _DT_BINDINGS_MUX_TI_SERDES 10 11 /* J721E */ 12 13 #define J721E_SERDES0_LANE0_QSGMII_LANE1 0x0 14 #define J721E_SERDES0_LANE0_PCIE0_LANE0 0x1 15 #define J721E_SERDES0_LANE0_USB3_0_SWAP 0x2 16 #define J721E_SERDES0_LANE0_IP4_UNUSED 0x3 17 18 #define J721E_SERDES0_LANE1_QSGMII_LANE2 0x0 19 #define J721E_SERDES0_LANE1_PCIE0_LANE1 0x1 20 #define J721E_SERDES0_LANE1_USB3_0 0x2 21 #define J721E_SERDES0_LANE1_IP4_UNUSED 0x3 22 23 #define J721E_SERDES1_LANE0_QSGMII_LANE3 0x0 24 #define J721E_SERDES1_LANE0_PCIE1_LANE0 0x1 25 #define J721E_SERDES1_LANE0_USB3_1_SWAP 0x2 26 #define J721E_SERDES1_LANE0_SGMII_LANE0 0x3 27 28 #define J721E_SERDES1_LANE1_QSGMII_LANE4 0x0 29 #define J721E_SERDES1_LANE1_PCIE1_LANE1 0x1 30 #define J721E_SERDES1_LANE1_USB3_1 0x2 31 #define J721E_SERDES1_LANE1_SGMII_LANE1 0x3 32 33 #define J721E_SERDES2_LANE0_IP1_UNUSED 0x0 34 #define J721E_SERDES2_LANE0_PCIE2_LANE0 0x1 35 #define J721E_SERDES2_LANE0_USB3_1_SWAP 0x2 36 #define J721E_SERDES2_LANE0_SGMII_LANE0 0x3 37 38 #define J721E_SERDES2_LANE1_IP1_UNUSED 0x0 39 #define J721E_SERDES2_LANE1_PCIE2_LANE1 0x1 40 #define J721E_SERDES2_LANE1_USB3_1 0x2 41 #define J721E_SERDES2_LANE1_SGMII_LANE1 0x3 42 43 #define J721E_SERDES3_LANE0_IP1_UNUSED 0x0 44 #define J721E_SERDES3_LANE0_PCIE3_LANE0 0x1 45 #define J721E_SERDES3_LANE0_USB3_0_SWAP 0x2 46 #define J721E_SERDES3_LANE0_IP4_UNUSED 0x3 47 48 #define J721E_SERDES3_LANE1_IP1_UNUSED 0x0 49 #define J721E_SERDES3_LANE1_PCIE3_LANE1 0x1 50 #define J721E_SERDES3_LANE1_USB3_0 0x2 51 #define J721E_SERDES3_LANE1_IP4_UNUSED 0x3 52 53 #define J721E_SERDES4_LANE0_EDP_LANE0 0x0 54 #define J721E_SERDES4_LANE0_IP2_UNUSED 0x1 55 #define J721E_SERDES4_LANE0_QSGMII_LANE5 0x2 56 #define J721E_SERDES4_LANE0_IP4_UNUSED 0x3 57 58 #define J721E_SERDES4_LANE1_EDP_LANE1 0x0 59 #define J721E_SERDES4_LANE1_IP2_UNUSED 0x1 60 #define J721E_SERDES4_LANE1_QSGMII_LANE6 0x2 61 #define J721E_SERDES4_LANE1_IP4_UNUSED 0x3 62 63 #define J721E_SERDES4_LANE2_EDP_LANE2 0x0 64 #define J721E_SERDES4_LANE2_IP2_UNUSED 0x1 65 #define J721E_SERDES4_LANE2_QSGMII_LANE7 0x2 66 #define J721E_SERDES4_LANE2_IP4_UNUSED 0x3 67 68 #define J721E_SERDES4_LANE3_EDP_LANE3 0x0 69 #define J721E_SERDES4_LANE3_IP2_UNUSED 0x1 70 #define J721E_SERDES4_LANE3_QSGMII_LANE8 0x2 71 #define J721E_SERDES4_LANE3_IP4_UNUSED 0x3 72 73 /* J7200 */ 74 75 #define J7200_SERDES0_LANE0_QSGMII_LANE3 0x0 76 #define J7200_SERDES0_LANE0_PCIE1_LANE0 0x1 77 #define J7200_SERDES0_LANE0_IP3_UNUSED 0x2 78 #define J7200_SERDES0_LANE0_IP4_UNUSED 0x3 79 80 #define J7200_SERDES0_LANE1_QSGMII_LANE4 0x0 81 #define J7200_SERDES0_LANE1_PCIE1_LANE1 0x1 82 #define J7200_SERDES0_LANE1_IP3_UNUSED 0x2 83 #define J7200_SERDES0_LANE1_IP4_UNUSED 0x3 84 85 #define J7200_SERDES0_LANE2_QSGMII_LANE1 0x0 86 #define J7200_SERDES0_LANE2_PCIE1_LANE2 0x1 87 #define J7200_SERDES0_LANE2_IP3_UNUSED 0x2 88 #define J7200_SERDES0_LANE2_IP4_UNUSED 0x3 89 90 #define J7200_SERDES0_LANE3_QSGMII_LANE2 0x0 91 #define J7200_SERDES0_LANE3_PCIE1_LANE3 0x1 92 #define J7200_SERDES0_LANE3_USB 0x2 93 #define J7200_SERDES0_LANE3_IP4_UNUSED 0x3 94 95 /* AM64 */ 96 97 #define AM64_SERDES0_LANE0_PCIE0 0x0 98 #define AM64_SERDES0_LANE0_USB 0x1 99 100 #endif /* _DT_BINDINGS_MUX_TI_SERDES */ 101