1{ 2 "arrays" : [ 3 { 4 "name" : "MemRef_A", 5 "sizes" : [ "*" ], 6 "type" : "i64" 7 }, 8 { 9 "name" : "MemRef_B", 10 "sizes" : [ "*" ], 11 "type" : "float" 12 }, 13 { 14 "name" : "MemRef_C", 15 "sizes" : [ "*" ], 16 "type" : "float" 17 } 18 ], 19 "context" : "{ : }", 20 "name" : "%bb1---%bb12", 21 "statements" : [ 22 { 23 "accesses" : [ 24 { 25 "kind" : "read", 26 "relation" : "{ Stmt_bb2__TO__bb9[i0] -> MemRef_A[i0] }" 27 }, 28 { 29 "kind" : "read", 30 "relation" : "{ Stmt_bb2__TO__bb9[i0] -> MemRef_B[i0] }" 31 }, 32 { 33 "kind" : "write", 34 "relation" : "{ Stmt_bb2__TO__bb9[i0] -> MemRef_B[i0] }" 35 }, 36 { 37 "kind" : "write", 38 "relation" : "{ Stmt_bb2__TO__bb9[i0] -> MemRef_C[0] }" 39 } 40 ], 41 "domain" : "{ Stmt_bb2__TO__bb9[i0] : 0 <= i0 <= 1023 }", 42 "name" : "Stmt_bb2__TO__bb9", 43 "schedule" : "{ Stmt_bb2__TO__bb9[i0] -> [i0] }" 44 } 45 ] 46} 47