xref: /llvm-project/llvm/test/CodeGen/X86/shrink_vmul_sse.ll (revision 2f448bf509432c1a19ec46ab8cbc7353c03c6280)
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
2;
3; PR30298: Check if the target doesn't have SSE2, compiler will not crash
4; or generate incorrect code because of vector mul width shrinking optimization.
5;
6; RUN: llc -mtriple=i386-pc-linux-gnu -mattr=+sse < %s | FileCheck %s
7
8@c = external dso_local global ptr, align 8
9
10define void @mul_2xi8(ptr nocapture readonly %a, ptr nocapture readonly %b, i64 %index) nounwind {
11; CHECK-LABEL: mul_2xi8:
12; CHECK:       # %bb.0: # %entry
13; CHECK-NEXT:    pushl %ebx
14; CHECK-NEXT:    pushl %edi
15; CHECK-NEXT:    pushl %esi
16; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
17; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %ecx
18; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %edx
19; CHECK-NEXT:    movl c, %esi
20; CHECK-NEXT:    movzbl 1(%edx,%ecx), %edi
21; CHECK-NEXT:    movzbl (%edx,%ecx), %edx
22; CHECK-NEXT:    movzbl 1(%eax,%ecx), %ebx
23; CHECK-NEXT:    imull %edi, %ebx
24; CHECK-NEXT:    movzbl (%eax,%ecx), %eax
25; CHECK-NEXT:    imull %edx, %eax
26; CHECK-NEXT:    movl %ebx, 4(%esi,%ecx,4)
27; CHECK-NEXT:    movl %eax, (%esi,%ecx,4)
28; CHECK-NEXT:    popl %esi
29; CHECK-NEXT:    popl %edi
30; CHECK-NEXT:    popl %ebx
31; CHECK-NEXT:    retl
32entry:
33  %pre = load ptr, ptr @c
34  %tmp6 = getelementptr inbounds i8, ptr %a, i64 %index
35  %wide.load = load <2 x i8>, ptr %tmp6, align 1
36  %tmp8 = zext <2 x i8> %wide.load to <2 x i32>
37  %tmp10 = getelementptr inbounds i8, ptr %b, i64 %index
38  %wide.load17 = load <2 x i8>, ptr %tmp10, align 1
39  %tmp12 = zext <2 x i8> %wide.load17 to <2 x i32>
40  %tmp13 = mul nuw nsw <2 x i32> %tmp12, %tmp8
41  %tmp14 = getelementptr inbounds i32, ptr %pre, i64 %index
42  store <2 x i32> %tmp13, ptr %tmp14, align 4
43  ret void
44}
45