1; NOTE: Assertions have been autogenerated by utils/update_test_checks.py 2; RUN: opt -passes=atomic-expand -S -mtriple=powerpc64-unknown-unknown \ 3; RUN: -mcpu=pwr8 %s | FileCheck %s 4; RUN: opt -passes=atomic-expand -S -mtriple=powerpc64-unknown-unknown \ 5; RUN: -mcpu=pwr7 %s | FileCheck --check-prefix=PWR7 %s 6 7define i1 @test_cmpxchg_seq_cst(ptr %addr, i128 %desire, i128 %new) { 8; CHECK-LABEL: @test_cmpxchg_seq_cst( 9; CHECK-NEXT: entry: 10; CHECK-NEXT: [[CMP_LO:%.*]] = trunc i128 [[DESIRE:%.*]] to i64 11; CHECK-NEXT: [[TMP0:%.*]] = lshr i128 [[DESIRE]], 64 12; CHECK-NEXT: [[CMP_HI:%.*]] = trunc i128 [[TMP0]] to i64 13; CHECK-NEXT: [[NEW_LO:%.*]] = trunc i128 [[NEW:%.*]] to i64 14; CHECK-NEXT: [[TMP1:%.*]] = lshr i128 [[NEW]], 64 15; CHECK-NEXT: [[NEW_HI:%.*]] = trunc i128 [[TMP1]] to i64 16; CHECK-NEXT: call void @llvm.ppc.sync() 17; CHECK-NEXT: [[TMP2:%.*]] = call { i64, i64 } @llvm.ppc.cmpxchg.i128(ptr [[ADDR:%.*]], i64 [[CMP_LO]], i64 [[CMP_HI]], i64 [[NEW_LO]], i64 [[NEW_HI]]) 18; CHECK-NEXT: call void @llvm.ppc.lwsync() 19; CHECK-NEXT: [[LO:%.*]] = extractvalue { i64, i64 } [[TMP2]], 0 20; CHECK-NEXT: [[HI:%.*]] = extractvalue { i64, i64 } [[TMP2]], 1 21; CHECK-NEXT: [[LO64:%.*]] = zext i64 [[LO]] to i128 22; CHECK-NEXT: [[HI64:%.*]] = zext i64 [[HI]] to i128 23; CHECK-NEXT: [[TMP3:%.*]] = shl i128 [[HI64]], 64 24; CHECK-NEXT: [[VAL64:%.*]] = or i128 [[LO64]], [[TMP3]] 25; CHECK-NEXT: [[TMP4:%.*]] = insertvalue { i128, i1 } poison, i128 [[VAL64]], 0 26; CHECK-NEXT: [[SUCCESS:%.*]] = icmp eq i128 [[DESIRE]], [[VAL64]] 27; CHECK-NEXT: [[TMP5:%.*]] = insertvalue { i128, i1 } [[TMP4]], i1 [[SUCCESS]], 1 28; CHECK-NEXT: [[SUCC:%.*]] = extractvalue { i128, i1 } [[TMP5]], 1 29; CHECK-NEXT: ret i1 [[SUCC]] 30; 31; PWR7-LABEL: @test_cmpxchg_seq_cst( 32; PWR7-NEXT: entry: 33; PWR7-NEXT: [[TMP0:%.*]] = alloca i128, align 16 34; PWR7-NEXT: call void @llvm.lifetime.start.p0(i64 16, ptr [[TMP0]]) 35; PWR7-NEXT: store i128 [[DESIRE:%.*]], ptr [[TMP0]], align 16 36; PWR7-NEXT: [[TMP1:%.*]] = call zeroext i1 @__atomic_compare_exchange_16(ptr [[ADDR:%.*]], ptr [[TMP0]], i128 [[NEW:%.*]], i32 5, i32 5) 37; PWR7-NEXT: [[TMP2:%.*]] = load i128, ptr [[TMP0]], align 16 38; PWR7-NEXT: call void @llvm.lifetime.end.p0(i64 16, ptr [[TMP0]]) 39; PWR7-NEXT: [[TMP3:%.*]] = insertvalue { i128, i1 } poison, i128 [[TMP2]], 0 40; PWR7-NEXT: [[TMP4:%.*]] = insertvalue { i128, i1 } [[TMP3]], i1 [[TMP1]], 1 41; PWR7-NEXT: [[SUCC:%.*]] = extractvalue { i128, i1 } [[TMP4]], 1 42; PWR7-NEXT: ret i1 [[SUCC]] 43; 44entry: 45 %pair = cmpxchg weak ptr %addr, i128 %desire, i128 %new seq_cst seq_cst 46 %succ = extractvalue {i128, i1} %pair, 1 47 ret i1 %succ 48} 49