xref: /llvm-project/llvm/test/CodeGen/PowerPC/vector-copysign.ll (revision 8265e8ff3656d83bfb15447f396ec717c508256b)
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
2; RUN: llc -mcpu=pwr9 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
3; RUN:   -mtriple=powerpc64le-unknown-unknown < %s | FileCheck %s
4; RUN: llc -mcpu=pwr7 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
5; RUN:   -mtriple=powerpc64-unknown-unknown < %s | FileCheck %s
6define dso_local <2 x double> @test(<2 x double> %a, <2 x double> %b) local_unnamed_addr {
7; CHECK-LABEL: test:
8; CHECK:       # %bb.0: # %entry
9; CHECK-NEXT:    xvcpsgndp v2, v3, v2
10; CHECK-NEXT:    blr
11entry:
12  %0 = tail call <2 x double> @llvm.copysign.v2f64(<2 x double> %a, <2 x double> %b)
13  ret <2 x double> %0
14}
15
16define dso_local <4 x float> @test2(<4 x float> %a, <4 x float> %b) local_unnamed_addr {
17; CHECK-LABEL: test2:
18; CHECK:       # %bb.0: # %entry
19; CHECK-NEXT:    xvcpsgnsp v2, v3, v2
20; CHECK-NEXT:    blr
21entry:
22  %0 = tail call <4 x float> @llvm.copysign.v4f32(<4 x float> %a, <4 x float> %b)
23  ret <4 x float> %0
24}
25
26declare <2 x double> @llvm.copysign.v2f64(<2 x double>, <2 x double>)
27declare <4 x float> @llvm.copysign.v4f32(<4 x float>, <4 x float>)
28