xref: /llvm-project/llvm/test/CodeGen/NVPTX/bug22246.ll (revision b279f6b098d3849f7f1c1f539b108307d5f8ae2d)
1; RUN: llc < %s -mtriple=nvptx64 -mcpu=sm_20 | FileCheck %s
2; RUN: %if ptxas %{ llc < %s -mtriple=nvptx64 -mcpu=sm_20 | %ptxas-verify %}
3
4target datalayout = "e-i64:64-v16:16-v32:32-n16:32:64"
5target triple = "nvptx64-nvidia-cuda"
6
7; CHECK-LABEL: _Z3foobbbPb
8define void @_Z3foobbbPb(i1 zeroext %p1, i1 zeroext %p2, i1 zeroext %p3, ptr nocapture %output) {
9entry:
10; CHECK: selp.b32       %r{{[0-9]+}}, %r{{[0-9]+}}, %r{{[0-9]+}}, %p{{[0-9]+}}
11  %.sink.v = select i1 %p1, i1 %p2, i1 %p3
12  %frombool5 = zext i1 %.sink.v to i8
13  store i8 %frombool5, ptr %output, align 1
14  ret void
15}
16