1 // NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --include-generated-funcs --replace-value-regex "__omp_offloading_[0-9a-z]+_[0-9a-z]+" "reduction_ size[.].+[.]" "pl_cond[.].+[.|,]" --prefix-filecheck-ir-name _ --version 2 2 // RUN: %clang_cc1 -triple x86_64-unknown-linux-gnu -fopenmp -fopenmp-version=51 -emit-llvm %s -o - | FileCheck --check-prefix=OMP51 %s 3 // RUN: %clang_cc1 -triple x86_64-unknown-linux-gnu -fopenmp -fopenmp-version=51 -x c++ -std=c++11 -emit-pch -o %t %s 4 // RUN: %clang_cc1 -triple x86_64-unknown-linux-gnu -fopenmp -fopenmp-version=51 -x c++ -std=c++11 -include-pch %t -verify %s -emit-llvm -o - | FileCheck %s --check-prefix=OMP51 5 6 // expected-no-diagnostics 7 8 #ifndef HEADER 9 #define HEADER 10 11 int thread_limit_target_simd() { 12 13 // Check that the offloading function is called after setting thread_limit in the task entry function 14 #pragma omp target simd thread_limit(2) 15 for(int i=0; i<2; i++) {} 16 17 return 0; 18 } 19 20 #endif 21 // OMP51-LABEL: define dso_local noundef i32 @_Z24thread_limit_target_simdv 22 // OMP51-SAME: () #[[ATTR0:[0-9]+]] { 23 // OMP51-NEXT: entry: 24 // OMP51-NEXT: [[AGG_CAPTURED:%.*]] = alloca [[STRUCT_ANON:%.*]], align 1 25 // OMP51-NEXT: [[TMP0:%.*]] = call i32 @__kmpc_global_thread_num(ptr @[[GLOB1:[0-9]+]]) 26 // OMP51-NEXT: [[TMP1:%.*]] = call ptr @__kmpc_omp_task_alloc(ptr @[[GLOB1]], i32 [[TMP0]], i32 1, i64 40, i64 1, ptr @.omp_task_entry.) 27 // OMP51-NEXT: [[TMP2:%.*]] = getelementptr inbounds nuw [[STRUCT_KMP_TASK_T_WITH_PRIVATES:%.*]], ptr [[TMP1]], i32 0, i32 0 28 // OMP51-NEXT: call void @__kmpc_omp_task_begin_if0(ptr @[[GLOB1]], i32 [[TMP0]], ptr [[TMP1]]) 29 // OMP51-NEXT: [[TMP3:%.*]] = call i32 @.omp_task_entry.(i32 [[TMP0]], ptr [[TMP1]]) #[[ATTR2:[0-9]+]] 30 // OMP51-NEXT: call void @__kmpc_omp_task_complete_if0(ptr @[[GLOB1]], i32 [[TMP0]], ptr [[TMP1]]) 31 // OMP51-NEXT: ret i32 0 32 // 33 // 34 // OMP51-LABEL: define internal void @{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z24thread_limit_target_simdv_l14 35 // OMP51-SAME: () #[[ATTR1:[0-9]+]] { 36 // OMP51-NEXT: entry: 37 // OMP51-NEXT: [[TMP:%.*]] = alloca i32, align 4 38 // OMP51-NEXT: [[DOTOMP_IV:%.*]] = alloca i32, align 4 39 // OMP51-NEXT: [[I:%.*]] = alloca i32, align 4 40 // OMP51-NEXT: store i32 0, ptr [[DOTOMP_IV]], align 4 41 // OMP51-NEXT: br label [[OMP_INNER_FOR_COND:%.*]] 42 // OMP51: omp.inner.for.cond: 43 // OMP51-NEXT: [[TMP0:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4, !llvm.access.group [[ACC_GRP3:![0-9]+]] 44 // OMP51-NEXT: [[CMP:%.*]] = icmp slt i32 [[TMP0]], 2 45 // OMP51-NEXT: br i1 [[CMP]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]] 46 // OMP51: omp.inner.for.body: 47 // OMP51-NEXT: [[TMP1:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4, !llvm.access.group [[ACC_GRP3]] 48 // OMP51-NEXT: [[MUL:%.*]] = mul nsw i32 [[TMP1]], 1 49 // OMP51-NEXT: [[ADD:%.*]] = add nsw i32 0, [[MUL]] 50 // OMP51-NEXT: store i32 [[ADD]], ptr [[I]], align 4, !llvm.access.group [[ACC_GRP3]] 51 // OMP51-NEXT: br label [[OMP_BODY_CONTINUE:%.*]] 52 // OMP51: omp.body.continue: 53 // OMP51-NEXT: br label [[OMP_INNER_FOR_INC:%.*]] 54 // OMP51: omp.inner.for.inc: 55 // OMP51-NEXT: [[TMP2:%.*]] = load i32, ptr [[DOTOMP_IV]], align 4, !llvm.access.group [[ACC_GRP3]] 56 // OMP51-NEXT: [[ADD1:%.*]] = add nsw i32 [[TMP2]], 1 57 // OMP51-NEXT: store i32 [[ADD1]], ptr [[DOTOMP_IV]], align 4, !llvm.access.group [[ACC_GRP3]] 58 // OMP51-NEXT: br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP4:![0-9]+]] 59 // OMP51: omp.inner.for.end: 60 // OMP51-NEXT: store i32 2, ptr [[I]], align 4 61 // OMP51-NEXT: ret void 62 // 63 // 64 // OMP51-LABEL: define internal noundef i32 @.omp_task_entry. 65 // OMP51-SAME: (i32 noundef [[TMP0:%.*]], ptr noalias noundef [[TMP1:%.*]]) #[[ATTR3:[0-9]+]] { 66 // OMP51-NEXT: entry: 67 // OMP51-NEXT: [[DOTGLOBAL_TID__ADDR_I:%.*]] = alloca i32, align 4 68 // OMP51-NEXT: [[DOTPART_ID__ADDR_I:%.*]] = alloca ptr, align 8 69 // OMP51-NEXT: [[DOTPRIVATES__ADDR_I:%.*]] = alloca ptr, align 8 70 // OMP51-NEXT: [[DOTCOPY_FN__ADDR_I:%.*]] = alloca ptr, align 8 71 // OMP51-NEXT: [[DOTTASK_T__ADDR_I:%.*]] = alloca ptr, align 8 72 // OMP51-NEXT: [[__CONTEXT_ADDR_I:%.*]] = alloca ptr, align 8 73 // OMP51-NEXT: [[DOTADDR:%.*]] = alloca i32, align 4 74 // OMP51-NEXT: [[DOTADDR1:%.*]] = alloca ptr, align 8 75 // OMP51-NEXT: store i32 [[TMP0]], ptr [[DOTADDR]], align 4 76 // OMP51-NEXT: store ptr [[TMP1]], ptr [[DOTADDR1]], align 8 77 // OMP51-NEXT: [[TMP2:%.*]] = load i32, ptr [[DOTADDR]], align 4 78 // OMP51-NEXT: [[TMP3:%.*]] = load ptr, ptr [[DOTADDR1]], align 8 79 // OMP51-NEXT: [[TMP4:%.*]] = getelementptr inbounds nuw [[STRUCT_KMP_TASK_T_WITH_PRIVATES:%.*]], ptr [[TMP3]], i32 0, i32 0 80 // OMP51-NEXT: [[TMP5:%.*]] = getelementptr inbounds nuw [[STRUCT_KMP_TASK_T:%.*]], ptr [[TMP4]], i32 0, i32 2 81 // OMP51-NEXT: [[TMP6:%.*]] = getelementptr inbounds nuw [[STRUCT_KMP_TASK_T]], ptr [[TMP4]], i32 0, i32 0 82 // OMP51-NEXT: [[TMP7:%.*]] = load ptr, ptr [[TMP6]], align 8 83 // OMP51-NEXT: call void @llvm.experimental.noalias.scope.decl(metadata [[META7:![0-9]+]]) 84 // OMP51-NEXT: call void @llvm.experimental.noalias.scope.decl(metadata [[META10:![0-9]+]]) 85 // OMP51-NEXT: call void @llvm.experimental.noalias.scope.decl(metadata [[META12:![0-9]+]]) 86 // OMP51-NEXT: call void @llvm.experimental.noalias.scope.decl(metadata [[META14:![0-9]+]]) 87 // OMP51-NEXT: store i32 [[TMP2]], ptr [[DOTGLOBAL_TID__ADDR_I]], align 4, !noalias [[META16:![0-9]+]] 88 // OMP51-NEXT: store ptr [[TMP5]], ptr [[DOTPART_ID__ADDR_I]], align 8, !noalias [[META16]] 89 // OMP51-NEXT: store ptr null, ptr [[DOTPRIVATES__ADDR_I]], align 8, !noalias [[META16]] 90 // OMP51-NEXT: store ptr null, ptr [[DOTCOPY_FN__ADDR_I]], align 8, !noalias [[META16]] 91 // OMP51-NEXT: store ptr [[TMP3]], ptr [[DOTTASK_T__ADDR_I]], align 8, !noalias [[META16]] 92 // OMP51-NEXT: store ptr [[TMP7]], ptr [[__CONTEXT_ADDR_I]], align 8, !noalias [[META16]] 93 // OMP51-NEXT: [[TMP8:%.*]] = load ptr, ptr [[__CONTEXT_ADDR_I]], align 8, !noalias [[META16]] 94 // OMP51-NEXT: [[TMP9:%.*]] = load i32, ptr [[DOTGLOBAL_TID__ADDR_I]], align 4, !noalias [[META16]] 95 // OMP51-NEXT: call void @__kmpc_set_thread_limit(ptr @[[GLOB1]], i32 [[TMP9]], i32 2) 96 // OMP51-NEXT: call void @{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z24thread_limit_target_simdv_l14() #[[ATTR2]] 97 // OMP51-NEXT: ret i32 0 98 // 99