| /openbsd-src/sys/dev/pci/drm/i915/display/ |
| H A D | intel_dpll.c | 313 int pnv_calc_dpll_params(int refclk, struct dpll *clock) in pnv_calc_dpll_params() argument
315 clock->m = clock->m2 + 2; in pnv_calc_dpll_params()
316 clock->p = clock->p1 * clock->p2; in pnv_calc_dpll_params()
317 if (WARN_ON(clock->n == 0 || clock->p == 0)) in pnv_calc_dpll_params()
319 clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); in pnv_calc_dpll_params()
320 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); in pnv_calc_dpll_params()
322 return clock->dot; in pnv_calc_dpll_params()
330 int i9xx_calc_dpll_params(int refclk, struct dpll *clock) in i9xx_calc_dpll_params() argument
332 clock->m = i9xx_dpll_compute_m(clock); in i9xx_calc_dpll_params()
333 clock->p = clock->p1 * clock->p2; in i9xx_calc_dpll_params()
[all …]
|
| H A D | intel_cx0_phy.c | 427 .clock = 162000,
453 .clock = 216000,
479 .clock = 243000,
505 .clock = 270000,
531 .clock = 324000,
557 .clock = 432000,
583 .clock = 540000,
609 .clock = 675000,
635 .clock = 810000,
684 .clock = 162000,
[all …]
|
| H A D | intel_snps_phy.c | 90 .clock = 162000,
117 .clock = 270000,
139 .clock = 540000,
160 .clock = 810000,
180 .clock = 1000000,
215 .clock = 1350000,
263 .clock = 216000,
294 .clock = 243000,
325 .clock = 324000,
357 .clock = 432000,
[all …]
|
| H A D | intel_tv.c | 317 u32 clock; member
388 .clock = 108000,
431 .clock = 108000,
473 .clock = 108000,
516 .clock = 108000,
560 .clock = 108000,
605 .clock = 108000,
647 .clock = 108000,
671 .clock = 108000,
695 .clock = 148500,
[all …]
|
| H A D | intel_dpll.h | 23 int vlv_calc_dpll_params(int refclk, struct dpll *clock);
24 int pnv_calc_dpll_params(int refclk, struct dpll *clock);
25 int i9xx_calc_dpll_params(int refclk, struct dpll *clock);
|
| /openbsd-src/lib/libc/softfloat/ |
| H A D | timesoftfloat.c | 110 startClock = clock(); in time_a_int32_z_float32()
117 } while ( clock() - startClock < CLOCKS_PER_SEC ); in time_a_int32_z_float32()
119 startClock = clock(); in time_a_int32_z_float32()
124 endClock = clock(); in time_a_int32_z_float32()
137 startClock = clock(); in time_a_int32_z_float64()
144 } while ( clock() - startClock < CLOCKS_PER_SEC ); in time_a_int32_z_float64()
146 startClock = clock(); in time_a_int32_z_float64()
151 endClock = clock(); in time_a_int32_z_float64()
166 startClock = clock(); in time_a_int32_z_floatx80()
173 } while ( clock() - startClock < CLOCKS_PER_SEC ); in time_a_int32_z_floatx80()
[all …]
|
| /openbsd-src/sys/dev/ofw/ |
| H A D | ofw_clock.c | 144 uint32_t *clock; in clock_get_frequency_idx() local
155 clock = clocks; in clock_get_frequency_idx()
156 while (clock && clock < clocks + (len / sizeof(uint32_t))) { in clock_get_frequency_idx()
158 freq = clock_get_frequency_cells(clock); in clock_get_frequency_idx()
161 clock = clock_next_clock(clock); in clock_get_frequency_idx()
185 uint32_t *clock; in clock_set_frequency_idx() local
196 clock = clocks; in clock_set_frequency_idx()
197 while (clock && clock < clocks + (len / sizeof(uint32_t))) { in clock_set_frequency_idx()
199 rv = clock_set_frequency_cells(clock, freq); in clock_set_frequency_idx()
202 clock = clock_next_clock(clock); in clock_set_frequency_idx()
[all …]
|
| /openbsd-src/sys/arch/armv7/xilinx/ |
| H A D | zqclock.c | 141 const struct zqclock_clock *clock; in zqclock_get_clock() local
146 clock = &zqclock_clocks[idx]; in zqclock_get_clock()
147 if (clock->clk_ctl_reg == 0) in zqclock_get_clock()
150 return clock; in zqclock_get_clock()
178 const struct zqclock_clock *clock; in zqclock_get_frequency() local
183 clock = zqclock_get_clock(idx); in zqclock_get_frequency()
184 if (clock == NULL) in zqclock_get_frequency()
189 ctl = zynq_slcr_read(sc->sc_rm, clock->clk_ctl_reg); in zqclock_get_frequency()
192 if (clock->clk_has_div1) in zqclock_get_frequency()
211 const struct zqclock_clock *clock; in zqclock_set_frequency() local
[all …]
|
| /openbsd-src/gnu/usr.bin/perl/dist/Time-HiRes/t/ |
| H A D | clock.t | 81 skip "no clock", 1 unless &Time::HiRes::d_clock;
83 my @clock = Time::HiRes::clock();
84 # If we have a relatively low precision clock() and we haven't seen much
85 # CPU usage thus far with clock(), we will want to have a bit longer delay.
86 my $delay = $clock[0] < (5 / &Time::HiRes::CLOCKS_PER_SEC) ? 1e7 : 1e6;
89 print("# clock = @clock\n");
92 push @clock, Time::HiRes::clock();
93 print("# clock = @clock\n");
95 ok $clock[0] >= 0 &&
96 $clock[1] > $clock[0] &&
[all …]
|
| /openbsd-src/sys/dev/pci/drm/amd/amdgpu/ |
| H A D | amdgpu_afmt.c | 51 static void amdgpu_afmt_calc_cts(uint32_t clock, int *CTS, int *N, int freq) in amdgpu_afmt_calc_cts() argument
58 cts = clock * 1000; in amdgpu_afmt_calc_cts()
88 struct amdgpu_afmt_acr amdgpu_afmt_acr(uint32_t clock) in amdgpu_afmt_acr() argument
95 if (amdgpu_afmt_predefined_acr[i].clock == clock) in amdgpu_afmt_acr()
100 amdgpu_afmt_calc_cts(clock, &res.cts_32khz, &res.n_32khz, 32000); in amdgpu_afmt_acr()
101 amdgpu_afmt_calc_cts(clock, &res.cts_44_1khz, &res.n_44_1khz, 44100); in amdgpu_afmt_acr()
102 amdgpu_afmt_calc_cts(clock, &res.cts_48khz, &res.n_48khz, 48000); in amdgpu_afmt_acr()
103 res.clock = clock; in amdgpu_afmt_acr()
[all...] |
| H A D | amdgpu_atombios_crtc.c | 313 u32 adjusted_clock = mode->clock; in amdgpu_atombios_crtc_adjust_pll()
315 u32 dp_clock = mode->clock; in amdgpu_atombios_crtc_adjust_pll()
316 u32 clock = mode->clock; in amdgpu_atombios_crtc_adjust_pll() local
318 bool is_duallink = amdgpu_dig_monitor_is_duallink(encoder, mode->clock); in amdgpu_atombios_crtc_adjust_pll()
349 adjusted_clock = mode->clock * 2; in amdgpu_atombios_crtc_adjust_pll()
363 clock = (clock * 5) / 4; in amdgpu_atombios_crtc_adjust_pll()
366 clock = (clock * 3) / 2; in amdgpu_atombios_crtc_adjust_pll()
369 clock = clock * 2; in amdgpu_atombios_crtc_adjust_pll()
390 args.v1.usPixelClock = cpu_to_le16(clock / 10); in amdgpu_atombios_crtc_adjust_pll()
402 args.v3.sInput.usPixelClock = cpu_to_le16(clock / 10); in amdgpu_atombios_crtc_adjust_pll()
[all …]
|
| /openbsd-src/sys/dev/pci/drm/radeon/ |
| H A D | radeon_clocks.c | 46 struct radeon_pll *spll = &rdev->clock.spll; in radeon_legacy_get_engine_clock()
76 struct radeon_pll *mpll = &rdev->clock.mpll; in radeon_legacy_get_memory_clock()
115 struct radeon_pll *p1pll = &rdev->clock.p1pll; in radeon_read_clocks_OF()
116 struct radeon_pll *p2pll = &rdev->clock.p2pll; in radeon_read_clocks_OF()
117 struct radeon_pll *spll = &rdev->clock.spll; in radeon_read_clocks_OF()
118 struct radeon_pll *mpll = &rdev->clock.mpll; in radeon_read_clocks_OF()
154 rdev->clock.max_pixel_clock = 35000; in radeon_read_clocks_OF()
163 rdev->clock.default_sclk = (*val) / 10; in radeon_read_clocks_OF()
165 rdev->clock.default_sclk = in radeon_read_clocks_OF()
170 rdev->clock.default_mclk = (*val) / 10; in radeon_read_clocks_OF()
[all …]
|
| H A D | atombios_crtc.c | 566 u32 adjusted_clock = mode->clock; in atombios_adjust_pll()
568 u32 dp_clock = mode->clock; in atombios_adjust_pll()
569 u32 clock = mode->clock; in atombios_adjust_pll() local
571 bool is_duallink = radeon_dig_monitor_is_duallink(encoder, mode->clock); in atombios_adjust_pll()
583 if (ASIC_IS_DCE32(rdev) && mode->clock > 200000) /* range limits??? */ in atombios_adjust_pll()
597 if (ASIC_IS_DCE32(rdev) && mode->clock > 165000) in atombios_adjust_pll()
602 if (mode->clock > 200000) /* range limits??? */ in atombios_adjust_pll()
636 adjusted_clock = mode->clock * 2; in atombios_adjust_pll()
655 clock = (clock * 5) / 4; in atombios_adjust_pll()
658 clock = (clock * 3) / 2; in atombios_adjust_pll()
[all …]
|
| H A D | dce6_afmt.c | 270 struct radeon_crtc *crtc, unsigned int clock) in dce6_hdmi_audio_set_dto() argument
280 /* Express [24MHz / target pixel clock] as an exact rational in dce6_hdmi_audio_set_dto()
285 WREG32(DCCG_AUDIO_DTO0_MODULE, clock); in dce6_hdmi_audio_set_dto()
289 struct radeon_crtc *crtc, unsigned int clock) in dce6_dp_audio_set_dto() argument
300 /* Express [24MHz / target pixel clock] as an exact rational in dce6_dp_audio_set_dto()
311 clock = clock * 100 / div; in dce6_dp_audio_set_dto()
314 WREG32(DCE8_DCCG_AUDIO_DTO1_MODULE, clock); in dce6_dp_audio_set_dto()
317 WREG32(DCCG_AUDIO_DTO1_MODULE, clock); in dce6_dp_audio_set_dto()
|
| H A D | radeon_audio.c | 438 static void radeon_audio_set_dto(struct drm_encoder *encoder, unsigned int clock) in radeon_audio_set_dto() argument
445 radeon_encoder->audio->set_dto(rdev, crtc, clock); in radeon_audio_set_dto()
492 static void radeon_audio_calc_cts(unsigned int clock, int *CTS, int *N, int freq) in radeon_audio_calc_cts() argument
499 cts = clock * 1000; in radeon_audio_calc_cts()
529 static const struct radeon_hdmi_acr* radeon_audio_acr(unsigned int clock) in radeon_audio_acr() argument
551 if (hdmi_predefined_acr[i].clock == clock) in radeon_audio_acr()
555 radeon_audio_calc_cts(clock, &res.cts_32khz, &res.n_32khz, 32000); in radeon_audio_acr()
556 radeon_audio_calc_cts(clock, &res.cts_44_1khz, &res.n_44_1khz, 44100); in radeon_audio_acr()
557 radeon_audio_calc_cts(clock, in radeon_audio_acr()
565 radeon_audio_update_acr(struct drm_encoder * encoder,unsigned int clock) radeon_audio_update_acr() argument
[all...] |
| /openbsd-src/sys/kern/ |
| H A D | tty_endrun.c | 406 struct clock_ymdhms clock; in endrun_date_to_nano() local
423 clock.dt_year = n; in endrun_date_to_nano()
437 clock.dt_mon = i; in endrun_date_to_nano()
438 clock.dt_day = n; in endrun_date_to_nano()
442 clock.dt_hour = clock.dt_min = clock.dt_sec = 0; in endrun_date_to_nano()
444 secs = clock_ymdhms_to_secs(&clock); in endrun_date_to_nano()
457 struct clock_ymdhms clock; in endrun_time_to_nano() local
469 clock.dt_hour = n; in endrun_time_to_nano()
472 clock.dt_min = n; in endrun_time_to_nano()
475 clock.dt_sec = n; in endrun_time_to_nano()
[all …]
|
| /openbsd-src/sys/dev/fdt/ |
| H A D | sxiccmu.c | 583 struct sxiccmu_clock *clock; in sxiccmu_attach_clock() local
593 clock = malloc(sizeof(*clock), M_DEVBUF, M_WAITOK); in sxiccmu_attach_clock()
594 clock->sc_node = node; in sxiccmu_attach_clock()
596 clock->sc_iot = sc->sc_iot; in sxiccmu_attach_clock()
598 error = bus_space_map(clock->sc_iot, reg[0], reg[1], 0, in sxiccmu_attach_clock()
599 &clock->sc_ioh); in sxiccmu_attach_clock()
601 error = bus_space_subregion(clock->sc_iot, sc->sc_ioh, in sxiccmu_attach_clock()
602 sxiccmu_devices[i].offset, 4, &clock->sc_ioh); in sxiccmu_attach_clock()
606 free(clock, M_DEVBUF, sizeof(*clock)); in sxiccmu_attach_clock()
610 clock->sc_cd.cd_node = node; in sxiccmu_attach_clock()
[all …]
|
| /openbsd-src/sys/dev/pci/drm/amd/pm/powerplay/hwmgr/ |
| H A D | smu8_hwmgr.c | 69 uint32_t clock, uint32_t msg) in smu8_get_eclk_level() argument
79 if (clock <= ptable->entries[i].ecclk) in smu8_get_eclk_level()
87 if (clock >= ptable->entries[i].ecclk) in smu8_get_eclk_level()
100 uint32_t clock, uint32_t msg) in smu8_get_sclk_level() argument
110 if (clock <= table->entries[i].clk) in smu8_get_sclk_level()
118 if (clock >= table->entries[i].clk) in smu8_get_sclk_level()
130 uint32_t clock, uint32_t msg) in smu8_get_uvd_level() argument
140 if (clock <= ptable->entries[i].vclk) in smu8_get_uvd_level()
148 if (clock >= ptable->entries[i].vclk) in smu8_get_uvd_level()
460 "Fail to get clock tabl in smu8_upload_pptable_to_smu()
559 unsigned long clock = 0, level; smu8_init_sclk_limit() local
585 unsigned long clock = 0; smu8_init_uvd_limit() local
612 unsigned long clock = 0; smu8_init_vce_limit() local
639 unsigned long clock = 0; smu8_init_acp_limit() local
689 unsigned long clock = 0; smu8_update_sclk_limit() local
1177 unsigned long clock = 0, level; smu8_phm_unforce_dpm_levels() local
[all...] |
| H A D | smu10_hwmgr.c | 43 #define SMU10_MINIMUM_ENGINE_CLOCK 800 /* 8Mhz, the low boundary of engine clock allowed on this chip */
204 static int smu10_set_min_deep_sleep_dcefclk(struct pp_hwmgr *hwmgr, uint32_t clock) in smu10_set_min_deep_sleep_dcefclk() argument
208 if (clock && smu10_data->deep_sleep_dcefclk != clock) { in smu10_set_min_deep_sleep_dcefclk()
209 smu10_data->deep_sleep_dcefclk = clock; in smu10_set_min_deep_sleep_dcefclk()
218 static int smu10_set_hard_min_dcefclk_by_freq(struct pp_hwmgr *hwmgr, uint32_t clock) in smu10_set_hard_min_dcefclk_by_freq() argument
222 if (clock && smu10_data->dcf_actual_hard_min_freq != clock) { in smu10_set_hard_min_dcefclk_by_freq()
223 smu10_data->dcf_actual_hard_min_freq = clock; in smu10_set_hard_min_dcefclk_by_freq()
232 static int smu10_set_hard_min_fclk_by_freq(struct pp_hwmgr *hwmgr, uint32_t clock) in smu10_set_hard_min_fclk_by_freq() argument
246 smu10_set_hard_min_gfxclk_by_freq(struct pp_hwmgr * hwmgr,uint32_t clock) smu10_set_hard_min_gfxclk_by_freq() argument
260 smu10_set_soft_max_gfxclk_by_freq(struct pp_hwmgr * hwmgr,uint32_t clock) smu10_set_soft_max_gfxclk_by_freq() argument
1151 smu10_get_mem_latency(struct pp_hwmgr * hwmgr,uint32_t clock) smu10_get_mem_latency() argument
[all...] |
| /openbsd-src/gnu/llvm/compiler-rt/lib/tsan/rtl/ |
| H A D | tsan_rtl_mutex.cpp | 193 thr->clock.Acquire(s->clock); in MutexPostLock()
194 thr->clock.Acquire(s->read_clock); in MutexPostLock()
242 thr->clock.ReleaseStore(&s->clock); in MutexUnlock()
303 thr->clock.Acquire(s->clock); in MutexPostReadLock()
345 thr->clock.Release(&s->read_clock); in MutexReadUnlock()
384 thr->clock.Release(&s->read_clock); in MutexReadOrWriteUnlock()
394 thr->clock.ReleaseStore(&s->clock); in MutexReadOrWriteUnlock()
449 if (!s->clock) in Acquire()
452 thr->clock.Acquire(s->clock); in Acquire()
460 for (auto &slot : ctx->slots) thr->clock.Set(slot.sid, slot.epoch()); in AcquireGlobal()
[all …]
|
| /openbsd-src/sys/arch/armv7/omap/ |
| H A D | prcm.c | 86 int clock, int speed);
207 prcm_setclock(int clock, int speed) in prcm_setclock() argument
214 sc->sc_setclock(sc, clock, speed); in prcm_setclock()
218 prcm_am335x_setclock(struct prcm_softc *sc, int clock, int speed) in prcm_am335x_setclock() argument
223 if (clock == 1) { in prcm_am335x_setclock()
231 } else if (clock == 2) { in prcm_am335x_setclock()
239 } else if (clock == 3) { /* DISP M1 */ in prcm_am335x_setclock()
257 } else if (clock == 4) { /* DISP N */ in prcm_am335x_setclock()
275 } else if (clock == 5) { /* DISP M2 */ in prcm_am335x_setclock()
284 prcm_v3_setclock(struct prcm_softc *sc, int clock, int speed) in prcm_v3_setclock() argument
[all …]
|
| /openbsd-src/usr.bin/ts/ |
| H A D | ts.c | 53 clockid_t clock = CLOCK_REALTIME; in main() local
65 clock = CLOCK_MONOTONIC; in main()
69 clock = CLOCK_MONOTONIC; in main()
74 clock = CLOCK_MONOTONIC; in main()
108 clock_gettime(clock, &start); in main()
114 clock_gettime(clock, &now); in main()
|
| /openbsd-src/lib/libc/thread/ |
| H A D | rthread_cond.c | 40 cond->clock = CLOCK_REALTIME; in pthread_cond_init()
42 cond->clock = (*attr)->ca_clock; in pthread_cond_init()
78 clockid_t clock = cond->clock; in _rthread_cond_timedwait() local
106 error = _twait(&cond->seq, seq, clock, abs); in _rthread_cond_timedwait()
|
| /openbsd-src/usr.sbin/unbound/sldns/ |
| H A D | parseutil.c | 147 sldns_gmtime64_r(int64_t clock, struct tm *result) in sldns_gmtime64_r() argument
150 result->tm_sec = (int) LDNS_MOD(clock, 60); in sldns_gmtime64_r()
151 clock = LDNS_DIV(clock, 60); in sldns_gmtime64_r()
152 result->tm_min = (int) LDNS_MOD(clock, 60); in sldns_gmtime64_r()
153 clock = LDNS_DIV(clock, 60); in sldns_gmtime64_r()
154 result->tm_hour = (int) LDNS_MOD(clock, 24); in sldns_gmtime64_r()
155 clock = LDNS_DIV(clock, 2 in sldns_gmtime64_r()
[all...] |
| /openbsd-src/sbin/unwind/libunbound/sldns/ |
| H A D | parseutil.c | 147 sldns_gmtime64_r(int64_t clock, struct tm *result) in sldns_gmtime64_r() argument
150 result->tm_sec = (int) LDNS_MOD(clock, 60); in sldns_gmtime64_r()
151 clock = LDNS_DIV(clock, 60); in sldns_gmtime64_r()
152 result->tm_min = (int) LDNS_MOD(clock, 60); in sldns_gmtime64_r()
153 clock = LDNS_DIV(clock, 60); in sldns_gmtime64_r()
154 result->tm_hour = (int) LDNS_MOD(clock, 24); in sldns_gmtime64_r()
155 clock = LDNS_DIV(clock, 2 in sldns_gmtime64_r()
[all...] |