Home
last modified time | relevance | path

Searched refs:max_level (Results 1 – 14 of 14) sorted by relevance

/openbsd-src/gnu/gcc/gcc/config/i386/
H A Ddriver-i386.c65 unsigned int max_level; in host_detect_local_cpu() local
97 max_level = eax; in host_detect_local_cpu()
100 if (max_level == 0) in host_detect_local_cpu()
/openbsd-src/gnu/usr.bin/cvs/src/
H A Dsubr.c180 int max_level; local
182 max_level = 0;
193 if (-level > max_level)
194 max_level = -level;
203 return max_level;
H A Dclient.c5521 int max_level; local
5529 max_level = 0;
5533 if (level > max_level)
5534 max_level = level;
5536 if (max_level > 0)
5541 sprintf (buf, "%d", max_level);
/openbsd-src/sys/dev/pci/drm/amd/amdgpu/
H A Dvi.c123 .max_level = 0,
141 .max_level = 0,
148 .max_level = 0,
173 .max_level = 3,
180 .max_level = 5,
187 .max_level = 52,
194 .max_level = 4,
212 .max_level = 3,
219 .max_level = 5,
226 .max_level = 52,
[all …]
H A Damdgpu_cik.c82 .max_level = 0,
99 .max_level = 3,
106 .max_level = 5,
113 .max_level = 41,
120 .max_level = 4,
H A Damdgpu_si.c920 .max_level = 0,
951 .max_level = 3,
958 .max_level = 5,
965 .max_level = 41,
972 .max_level = 4,
H A Damdgpu_vm.h472 uint32_t fragment_size_default, unsigned max_level,
H A Damdgpu.h526 u32 max_level; member
534 .max_level = level,
H A Damdgpu_kms.c1179 caps->codec_info[idx].max_level = in amdgpu_info_ioctl()
1180 codecs->codec_array[i].max_level; in amdgpu_info_ioctl()
H A Damdgpu_vm.c2094 * @max_level: max VMPT level
2099 uint32_t fragment_size_default, unsigned max_level, in amdgpu_vm_adjust_size() argument
2153 adev->vm_manager.num_level = min(max_level, (unsigned)tmp); in amdgpu_vm_adjust_size()
/openbsd-src/sys/dev/pci/drm/amd/pm/powerplay/hwmgr/
H A Dvega10_hwmgr.c5463 int max_level; in vega10_odn_update_soc_table()
5472 max_level = vega10_ps->performance_level_count - 1; in vega10_odn_update_soc_table()
5474 if (vega10_ps->performance_levels[max_level].gfx_clock != in vega10_odn_update_soc_table()
5476 vega10_ps->performance_levels[max_level].gfx_clock = in vega10_odn_update_soc_table()
5479 if (vega10_ps->performance_levels[max_level].soc_clock != in vega10_odn_update_soc_table()
5481 vega10_ps->performance_levels[max_level].soc_clock = in vega10_odn_update_soc_table()
5484 if (vega10_ps->performance_levels[max_level].mem_clock != in vega10_odn_update_soc_table()
5486 vega10_ps->performance_levels[max_level].mem_clock = in vega10_odn_update_soc_table()
5497 max_level = vega10_ps->performance_level_count - 1; in vega10_odn_update_soc_table()
5499 if (vega10_ps->performance_levels[max_level] in vega10_odn_update_soc_table()
5417 int max_level; vega10_odn_update_power_state() local
[all...]
/openbsd-src/sys/dev/pci/drm/include/uapi/drm/
H A Damdgpu_drm.h1215 __u32 max_level; member
/openbsd-src/sys/dev/pci/drm/i915/display/
H A Di9xx_wm.c3629 int level, max_level; in g4x_wm_get_hw_state() local
3644 max_level = G4X_WM_LEVEL_HPLL; in g4x_wm_get_hw_state()
3646 max_level = G4X_WM_LEVEL_SR; in g4x_wm_get_hw_state()
3648 max_level = G4X_WM_LEVEL_NORMAL; in g4x_wm_get_hw_state()
3656 if (level > max_level) in g4x_wm_get_hw_state()
3666 if (level > max_level) in g4x_wm_get_hw_state()
H A Dskl_watermark.c343 int max_level = INT_MAX; in skl_crtc_can_enable_sagv() local
369 max_level = min(level, max_level); in skl_crtc_can_enable_sagv()
373 if (max_level == INT_MAX) in skl_crtc_can_enable_sagv()
384 if (wm->wm[0].enable && !wm->wm[max_level].can_sagv) in skl_crtc_can_enable_sagv()