| /openbsd-src/gnu/llvm/llvm/lib/Target/AVR/ |
| H A D | AVRTargetMachine.cpp | 35 static StringRef getCPU(StringRef CPU) { in getCPU() function
53 : LLVMTargetMachine(T, AVRDataLayout, TT, getCPU(CPU), FS, Options, in AVRTargetMachine()
56 SubTarget(TT, std::string(getCPU(CPU)), std::string(FS), *this) { in AVRTargetMachine()
|
| /openbsd-src/gnu/llvm/llvm/tools/llvm-mca/ |
| H A D | PipelinePrinter.cpp | 48 json::Object SimParameters({{"-mcpu", STI.getCPU()}, in getJSONSimulationParameters()
83 StringRef MCPU = STI.getCPU(); in getJSONTargetInfo()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonMCTargetDesc.cpp | 460 auto Existing = ArchSubtarget.find(std::string(STI->getCPU())); in getArchSubtarget()
584 if (STI->getCPU().contains("t")) { in addArchSubtarget()
587 STI->getCPU().substr(0, STI->getCPU().size() - 1), FS); in addArchSubtarget()
589 ArchSubtarget[std::string(STI->getCPU())] = in addArchSubtarget()
595 return StringSwitch<unsigned>(STI.getCPU()) in GetELFFlags()
|
| H A D | HexagonMCDuplexInfo.cpp | 636 if (STI.getCPU().equals_insensitive("hexagonv5") || in isOrderedDuplexPair()
637 STI.getCPU().equals_insensitive("hexagonv55") || in isOrderedDuplexPair()
638 STI.getCPU().equals_insensitive("hexagonv60")) { in isOrderedDuplexPair()
|
| H A D | HexagonAsmBackend.cpp | 781 StringRef CPUString = Hexagon_MC::selectHexagonCPU(STI.getCPU()); in createHexagonAsmBackend()
|
| /openbsd-src/gnu/llvm/clang/lib/Basic/Targets/ |
| H A D | Mips.h | 173 const std::string &getCPU() const { return CPU; } in getCPU() function
179 CPU = getCPU(); in initFeatureMap()
|
| H A D | Mips.cpp | 62 return llvm::StringSwitch<unsigned>(getCPU()) in getISARev()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/MCA/ |
| H A D | AMDGPUCustomBehaviour.cpp | 176 AMDGPU::IsaVersion IV = AMDGPU::getIsaVersion(STI.getCPU()); in computeWaitCnt()
239 AMDGPU::IsaVersion IV = AMDGPU::getIsaVersion(STI.getCPU()); in generateWaitCntInfo()
|
| /openbsd-src/gnu/llvm/llvm/lib/MC/MCDisassembler/ |
| H A D | Disassembler.cpp | 173 if (DC->getCPU().empty()) in getItineraryLatency()
178 InstrItineraryData IID = STI->getInstrItineraryForCPU(DC->getCPU()); in getItineraryLatency()
|
| H A D | Disassembler.h | 118 StringRef getCPU() const { return CPU; } in getCPU() function
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/ExecutionEngine/Orc/ |
| H A D | JITTargetMachineBuilder.h | 83 const std::string &getCPU() const { return CPU; } in getCPU() function
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/Utils/ |
| H A D | AMDGPUBaseInfo.cpp | 719 auto Version = getIsaVersion(STI.getCPU()); in toString()
731 Processor = STI.getCPU().str(); in toString()
918 IsaVersion Version = getIsaVersion(STI->getCPU()); in getSGPRAllocGranule()
931 IsaVersion Version = getIsaVersion(STI->getCPU()); in getTotalNumSGPRs()
941 IsaVersion Version = getIsaVersion(STI->getCPU()); in getAddressableNumSGPRs()
952 IsaVersion Version = getIsaVersion(STI->getCPU()); in getMinNumSGPRs()
971 IsaVersion Version = getIsaVersion(STI->getCPU()); in getMaxNumSGPRs()
989 IsaVersion Version = getIsaVersion(STI->getCPU()); in getNumExtraSGPRs()
1122 IsaVersion Version = getIsaVersion(STI->getCPU()); in initDefaultAMDKernelCodeT()
1158 IsaVersion Version = getIsaVersion(STI->getCPU()); in getDefaultAmdhsaKernelDescriptor()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| H A D | AMDGPUTargetStreamer.cpp | 324 IsaVersion IVersion = getIsaVersion(STI.getCPU()); in EmitAmdhsaKernelDescriptor()
566 return getElfMach(STI.getCPU()); in getEFlagsR600()
627 EFlagsV3 |= getElfMach(STI.getCPU()); in getEFlagsV3()
643 EFlagsV4 |= getElfMach(STI.getCPU()); in getEFlagsV4()
|
| H A D | AMDGPUInstPrinter.cpp | 1502 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(STI.getCPU()); in printWaitFlag()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Mips/MCTargetDesc/ |
| H A D | MipsAsmBackend.cpp | 603 STI.getCPU(), Options); in createMipsAsmBackend()
604 return new MipsAsmBackend(T, MRI, STI.getTargetTriple(), STI.getCPU(), in createMipsAsmBackend()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMTargetStreamer.cpp | 133 if (STI.getCPU() == "xscale") in getArchForCPU()
180 const StringRef CPUString = STI.getCPU(); in emitTargetAttributes()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/MC/ |
| H A D | MCSubtargetInfo.h | 109 StringRef getCPU() const { return CPU; } in getCPU() function
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64SIMDInstrOpt.cpp | 222 std::string Subtarget = std::string(SchedModel.getSubtargetInfo()->getCPU()); in shouldReplaceInst()
293 std::string(SchedModel.getSubtargetInfo()->getCPU()); in shouldExitEarly()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUMCInstLower.cpp | 284 if (!MI->isPseudo() && STI.isCPUStringValid(STI.getCPU()) && in emitInstruction()
|
| H A D | AMDGPUAsmPrinter.cpp | 153 IsaVersion Version = getIsaVersion(getGlobalSTI()->getCPU()); in initTargetStreamer()
895 if (getIsaVersion(getGlobalSTI()->getCPU()).Major >= 10) { in getSIProgramInfo()
|
| H A D | SIMemoryLegalizer.cpp | 815 IV = getIsaVersion(ST.getCPU()); in SICacheControl()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/CSKY/MCTargetDesc/ |
| H A D | CSKYELFStreamer.cpp | 180 StringRef CPU = STI.getCPU(); in emitTargetAttributes()
|
| /openbsd-src/gnu/llvm/llvm/bindings/ocaml/target/ |
| H A D | llvm_target.mli | 193 [llvm::TargetMachine::getCPU]. *)
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/AsmParser/ |
| H A D | AMDGPUAsmParser.cpp | 1374 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(getSTI().getCPU()); in AMDGPUAsmParser()
2881 if (AMDGPU::getIsaVersion(getSTI().getCPU()).Major < 6) in updateGprCountSymbols()
4918 IsaVersion Version = getIsaVersion(getSTI().getCPU()); in calculateGPRBlocks()
4966 IsaVersion IVersion = getIsaVersion(getSTI().getCPU()); in ParseDirectiveAMDHSAKernel()
5337 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(getSTI().getCPU()); in ParseDirectiveHSACodeObjectISA()
6552 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(getSTI().getCPU()); in parseCnt()
6588 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(getSTI().getCPU()); in parseSWaitCntOps()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86MCInstLower.cpp | 1456 (Subtarget->getCPU().empty() || Subtarget->getCPU() == "pentium3")) { in LowerPATCHABLE_OP()
|