| /openbsd-src/gnu/llvm/llvm/lib/Target/Mips/ |
| H A D | MipsLegalizerInfo.cpp | 379 auto Addr = MIRBuilder.buildPtrAdd(PtrTy, BaseAddr, C_P2HalfMemSize); in legalizeCustom()
408 auto Addr = MIRBuilder.buildPtrAdd(PtrTy, BaseAddr, C_P2HalfMemSize); in legalizeCustom()
|
| H A D | MipsCallLowering.cpp | 239 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/M68k/GISel/ |
| H A D | M68kCallLowering.cpp | 63 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PreLegalizerCombiner.cpp | 219 B.buildPtrAdd( in applyFoldGlobalOffset()
|
| H A D | AArch64PostLegalizerCombiner.cpp | 322 auto HighPtr = B.buildPtrAdd(MRI.getType(PtrReg), PtrReg, in applySplitStoreZero128()
|
| H A D | AArch64LegalizerInfo.cpp | 1266 auto ListTmp = MIRBuilder.buildPtrAdd(PtrTy, List, AlignMinus1.getReg(0)); in legalizeVaArg()
1280 auto NewList = MIRBuilder.buildPtrAdd(PtrTy, DstPtr, Size.getReg(0)); in legalizeVaArg()
|
| H A D | AArch64CallLowering.cpp | 267 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86CallLowering.cpp | 102 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.cpp | 190 MachineInstrBuilder MachineIRBuilder::buildPtrAdd(const DstOp &Res, in buildPtrAdd() function in MachineIRBuilder
213 return buildPtrAdd(Res, Op0, Cst.getReg(0)); in materializePtrAdd()
421 auto Ptr = buildPtrAdd(PtrTy, BasePtr, ConstOffset); in buildLoadFromOffset()
|
| H A D | LegalizerHelper.cpp | 3045 auto SmallPtr = MIRBuilder.buildPtrAdd(PtrAddReg, PtrReg, OffsetCst); in lowerLoad()
3157 MIRBuilder.buildPtrAdd(PtrTy, PtrReg, OffsetCst); in lowerStore()
3609 return MIRBuilder.buildPtrAdd(PtrTy, VecPtr, Mul).getReg(0); in getVectorElementPointer()
7813 Ptr = MIB.buildPtrAdd(PtrTy, Dst, Offset).getReg(0); in lowerMemset()
7955 LoadPtr = MIB.buildPtrAdd(SrcTy, Src, Offset).getReg(0); in lowerMemcpy()
7963 StorePtr = MIB.buildPtrAdd(DstTy, Dst, Offset).getReg(0); in lowerMemcpy()
8053 LoadPtr = MIB.buildPtrAdd(SrcTy, Src, Offset).getReg(0); in lowerMemmove()
8071 StorePtr = MIB.buildPtrAdd(DstTy, Dst, Offset).getReg(0); in lowerMemmove()
|
| H A D | IRTranslator.cpp | 1540 BaseReg = MIRBuilder.buildPtrAdd(PtrTy, BaseReg, OffsetMIB.getReg(0)) in translateGetElementPtr()
1567 BaseReg = MIRBuilder.buildPtrAdd(PtrTy, BaseReg, GepOffsetReg).getReg(0); in translateGetElementPtr()
1574 MIRBuilder.buildPtrAdd(getOrCreateVReg(U), BaseReg, OffsetMIB.getReg(0)); in translateGetElementPtr()
|
| H A D | CombinerHelper.cpp | 2094 auto PtrAdd = Builder.buildPtrAdd(PtrTy, LHS, RHS); in applyCombineAddP2IToPtrAdd()
4597 Builder.buildPtrAdd(PtrTy, Src1Reg, RHS->getOperand(1).getReg()); in matchReassocConstantInnerRHS()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMCallLowering.cpp | 106 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCallLowering.cpp | 225 auto AddrReg = MIRBuilder.buildPtrAdd(PtrTy, SPReg, OffsetReg); in getStackAddress()
406 B.buildPtrAdd(DstReg, KernArgSegmentVReg, OffsetReg); in lowerParameterPtr()
|
| H A D | AMDGPULegalizerInfo.cpp | 1880 B.buildPtrAdd(LoadAddr, KernargPtrReg, in getSegmentAperture()
1902 B.buildPtrAdd(LoadAddr, QueuePtr, in getSegmentAperture()
3379 return B.buildPtrAdd(PtrTy, KernArgReg, COffset).getReg(0); in getKernargParameterPtr()
4158 B.buildPtrAdd(DstReg, KernargPtrReg, B.buildConstant(IdxTy, Offset).getReg(0)); in getImplicitArgPtr()
5340 B.buildPtrAdd(LoadAddr, KernargPtrReg, in legalizeTrapHsaQueuePtr()
|
| H A D | AMDGPURegisterBankInfo.cpp | 1198 auto PtrAdd = B.buildPtrAdd(PtrTy, SPCopy, ScaledSize); in applyMappingDynStackAlloc()
1202 B.buildPtrAdd(Dst, SPCopy, ScaledSize); in applyMappingDynStackAlloc()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.h | 473 MachineInstrBuilder buildPtrAdd(const DstOp &Res, const SrcOp &Op0,
|