Home
last modified time | relevance | path

Searched refs:bitsLT (Results 1 – 25 of 27) sorted by relevance

12

/openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/
H A DValueTypes.h272 bool bitsLT(EVT VT) const { in bitsLT() function
H A DTargetLowering.h4463 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtReturn()
/openbsd-src/gnu/llvm/llvm/lib/Target/ARM/
H A DARMSelectionDAGInfo.cpp107 else if (Src.getValueType().bitsLT(MVT::i32)) in EmitSpecializedLibcall()
/openbsd-src/gnu/llvm/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp1147 if (EVT(DestVT).bitsLT(NewVT)) // Value is expanded, e.g. i64 -> i16. in getVectorTypeBreakdownMVT()
1629 if (EVT(DestVT).bitsLT(NewVT)) { // Value is expanded, e.g. i64 -> i16. in getVectorTypeBreakdown()
1697 if (VT.bitsLT(MinVT)) in GetReturnInfo()
H A DCodeGenPrepare.cpp1396 if (SrcVT.bitsLT(DstVT)) in OptimizeNoopCopyExpression()
/openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAG.cpp1495 if (VT.bitsLT(Op.getValueType())) in getVPZExtOrTrunc()
2847 if (LegalSVT.bitsLT(SVT)) in getSplatValue()
5125 SVT = (SVT.bitsLT(Op.getValueType()) ? Op.getValueType() : SVT); in foldCONCAT_VECTORS()
5398 assert(Operand.getValueType().bitsLT(VT) && in getNode()
5425 assert(Operand.getValueType().bitsLT(VT) && in getNode()
5444 assert(Operand.getValueType().bitsLT(VT) && in getNode()
5463 assert(Operand.getValueType().bitsLT(VT) && in getNode()
5501 .bitsLT(VT.getScalarType())) in getNode()
5924 if (LegalSVT.bitsLT(VT.getScalarType())) in FoldConstantArithmetic()
7383 if (VT.bitsLT(LargestVT)) { in getMemsetStores()
[all …]
H A DLegalizeTypesGeneric.cpp224 assert(OldEltVT.bitsLT(OldVT) && "Result type smaller then element type!"); in ExpandRes_EXTRACT_VECTOR_ELT()
H A DLegalizeDAG.cpp1499 MemVT.bitsLT(Node->getOperand(0).getValueType()); in ExpandVectorBuildThroughStack()
1749 (SlotVT.bitsLT(DestVT) && in EmitStackConvert()
1779 assert(SlotVT.bitsLT(DestVT) && "Unknown extension!"); in EmitStackConvert()
3077 if (NewEltVT.bitsLT(EltVT)) { in ExpandNode()
4929 assert(NewEltVT.bitsLT(EltVT) && "not handled"); in PromoteNode()
4962 assert(NewEltVT.bitsLT(EltVT) && "not handled"); in PromoteNode()
5008 assert(NewEltVT.bitsLT(EltVT) && "not handled"); in PromoteNode()
H A DFastISel.cpp392 if (IdxVT.bitsLT(PtrVT)) { in getRegForGEPIndex()
1788 if (DstVT.bitsLT(SrcVT)) in selectOperator()
H A DDAGCombiner.cpp5795 if (LdStMemVT.bitsLT(MemVT)) in isLegalNarrowLdSt()
12781 if (SrcVT.bitsLT(VT) && VT.isVector()) { in visitZERO_EXTEND()
13179 EVT MinAssertVT = AssertVT.bitsLT(BigA_AssertVT) ? AssertVT : BigA_AssertVT; in visitAssertExt()
13194 if (AssertVT.bitsLT(BigA_AssertVT)) { in visitAssertExt()
13505 ExtVT.bitsLT(cast<VTSDNode>(N0.getOperand(1))->getVT())) in visitSIGN_EXTEND_INREG()
13768 if (N0.getOperand(0).getValueType().bitsLT(VT)) in visitTRUNCATE()
13785 if (ExtVT.bitsLT(VT)) { in visitTRUNCATE()
13920 if (LN0->isSimple() && LN0->getMemoryVT().bitsLT(VT)) { in visitTRUNCATE()
16470 if (VT.bitsLT(In.getValueType())) in visitFP_EXTEND()
20445 if (ResultVT.bitsLT(VecEltVT)) in scalarizeExtractedVectorLoad()
[all …]
H A DSelectionDAGBuilder.cpp256 ValueVT.bitsLT(PartEVT)) { in getCopyFromParts()
269 if (ValueVT.bitsLT(PartEVT)) { in getCopyFromParts()
283 if (ValueVT.bitsLT(Val.getValueType())) in getCopyFromParts()
294 ValueVT.bitsLT(PartEVT)) { in getCopyFromParts()
436 } else if (ValueVT.bitsLT(PartEVT)) { in getCopyFromPartsVector()
459 assert(ValueSVT.bitsLT(PartEVT) && "Unexpected types"); in getCopyFromPartsVector()
H A DLegalizeVectorTypes.cpp512 if (BoolVT.bitsLT(CondVT)) in ScalarizeVecRes_VSELECT()
2841 if (N->getValueType(0).bitsLT( in SplitVectorOperand()
3222 if (N->getValueType(0).bitsLT(EltVT)) { in SplitVecOp_EXTRACT_VECTOR_ELT()
H A DTargetLowering.cpp4596 else if (Op0.getValueType().bitsLT(VT)) in SimplifySetCC()
9476 if (VT.bitsLT(MVT::i32)) { in lowerCmpEqZeroToCtlzSrl()
10102 if (RType.bitsLT(Overflow.getValueType())) in expandMULO()
H A DLegalizeIntegerTypes.cpp5443 if (OpVT.bitsLT(NOutVTElem)) { in PromoteIntRes_BUILD_VECTOR()
/openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp1211 if (MemVT.bitsLT(MVT::i32)) in LowerSTORE()
1329 ExtType != ISD::NON_EXTLOAD && MemVT.bitsLT(MVT::i32)) { in LowerLOAD()
1555 if (VT.bitsLT(MVT::i32)) in allowsMisalignedMemoryAccesses()
H A DSIISelLowering.cpp1738 VT.bitsLT(MemVT)) { in convertArgType()
5104 if (NewVT.bitsLT(MVT::i32)) { in ReplaceNodeResults()
8602 if (VT.bitsLT(Op.getValueType())) in getLoadExtOrTrunc()
/openbsd-src/gnu/llvm/llvm/include/llvm/Support/
H A DMachineValueType.h1210 bool bitsLT(MVT VT) const { in bitsLT() function
/openbsd-src/gnu/llvm/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp3596 if (IntVT.bitsLT(VT)) in lowerCTLZ_CTTZ_ZERO_UNDEF()
5087 assert(DstEltVT.bitsLT(SrcEltVT) && isPowerOf2_64(DstEltVT.getSizeInBits()) && in lowerVectorTruncLike()
5450 if (OpVT.bitsLT(XLenVT)) { in lowerVectorIntrinsicScalars()
8092 if (VT.bitsLT(XLenVT)) { in ReplaceNodeResults()
10404 (IsIndexSigned && IndexVT.getVectorElementType().bitsLT(XLenVT)); in PerformDAGCombine()
10414 if (IndexVT.getVectorElementType().bitsLT(XLenVT)) { in PerformDAGCombine()
H A DRISCVISelDAGToDAG.cpp2513 if (EltVT.bitsLT(XLenVT)) in selectVSplatSimmHelper()
/openbsd-src/gnu/llvm/llvm/lib/Target/Mips/
H A DMips64InstrInfo.td71 return cast<VTSDNode>(N->getOperand(1))->getVT().bitsLT(MVT::i32);
H A DMipsISelLowering.cpp4045 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtReturn()
/openbsd-src/gnu/llvm/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp373 dyn_cast<VTSDNode>(Op0.getOperand(1))->getVT().bitsLT(MVT::i32)) in lowerUINT_TO_FP()
/openbsd-src/gnu/llvm/llvm/lib/Target/X86/
H A DX86FastISel.cpp3629 if (DstVT.bitsLT(SrcVT)) in fastSelectInstruction()
H A DX86ISelLowering.cpp3415 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtReturn()
23707 if (Sign.getSimpleValueType().bitsLT(VT)) in LowerFCOPYSIGN()
54849 if (OutVT16.bitsLT(In0.getValueType())) { in matchPMADDWD_2()
54853 if (OutVT16.bitsLT(In1.getValueType())) { in matchPMADDWD_2()
/openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp4916 if (IdxVT.bitsLT(PtrVT)) { in getRegForGEPIndex()

12